WO1982001094A1 - Controle d'erreur dans des systemes de transmission numerique - Google Patents
Controle d'erreur dans des systemes de transmission numerique Download PDFInfo
- Publication number
- WO1982001094A1 WO1982001094A1 PCT/US1980/001304 US8001304W WO8201094A1 WO 1982001094 A1 WO1982001094 A1 WO 1982001094A1 US 8001304 W US8001304 W US 8001304W WO 8201094 A1 WO8201094 A1 WO 8201094A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- bits
- code word
- time division
- division multiplexed
- multiplexed signal
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0056—Systems characterized by the type of code used
- H04L1/0057—Block codes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/14—Monitoring arrangements
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/04—Speed or phase control by synchronisation signals
- H04L7/048—Speed or phase control by synchronisation signals using the properties of error detecting or error correcting codes, e.g. parity as synchronisation signal
Definitions
- the present invention relates to digital transmission systems and, more particularly, to monitoring of errors in the transmission of time division multiplexed signals.
- the basic time division multiplexed digital transmission unit is known as the DS1 signal.
- the basic DS1 signal format developed by a digital channel bank consists of 24 eight-bit words and one framing bit for a total of 193 bits per frame.
- the 24 words typically represent 24 separate and distinct messages deposited in 24 separate and distinct channels.
- the words are PCM (pulse code modulated) encoded and the least significant bit
- the frames of the DS1 signal have been arranged into a so-called super frame comprising two groups of six frames each. Framing bits of the odd frames in the super frame are used to provide a pattern for per frame synchronization (1010...pattern) and the framing bits of the even frames are used to provide a pattern for so-called subframe identification (111000111000...pattern).
- the subframe pattern identifies the sixth and twelfth frames of the super frame in which A and B signaling bits, respectively, are inserted in the least significant bit of each channel.
- Prior systems employing the DS1 signal have used various techniques for monitoring transmission performance.
- framing errors are measured and employed to monitor transmission performance.
- a problem with the use of framing errors is that the framing bits occur relatively infrequently and, consequently, error measurement intervals are substantially lower than those attainable when using bipolar violations.
- the problem of performance monitoring of digital transmission is overcome, in accordance with an aspect of the invention, by employing a digital code word having a predetermined number of bits which is generated in accordance with a prescribed criterion from bits of a time division multiplexed signal.
- the code word bits are inserted into predetermined bit positions of a time division multiplexed signal.
- bits of a received time division multiplexed signal are compared with bits of a code word generated from bits of a received time division multiplexed signal ostensively corresponding to the bits from which the bits of the code word in the presently received time division multiplexed signal were generated to indicate the presence of errors in transmission.
- bits of a code word are generated in accordance with the prescribed criterion from a prescribed "block" including a predetermined number of bits of a time division multiplexed signal being transmitted.
- the code word bits are then inserted into predetermined bit positions of a subsequent block of bits of the time division multiplexed signal being transmitted.
- bits of a code word are generated from a block of bits of the received time division multiplexed signal and compared with bits of the next subsequent received block of bits to indicate the presence of errors in transmission.
- the code word bits are inserted in predetermined framing bit positions of the time division multiplexed signal.
- a transmit circuit includes a generator responsive to timing signals and the block of bits of the time division multiplexed signal presently being transmitted for generating a cyclical-redundancy-check (CRC) code word having a predetermined number of bits which are to be inserted into predetermined framing bit positions of the next subsequent block of bits of the time division multiplexed signal.
- a receive circuit includes a generator responsive to timing signals and the bits of the time division multiplexed signal being received for generating bits of a CRC code word which are to be compared to the bits of the next subsequent received block of bits ostensively corresponding to the transmitted CRC code word to generate indications of errors in transmission.
- the bits of a CRC code word presently being transmitted in a block of bits were generated from the previously transmitted block of bits of the time division multiplexed signal and the bits of a presently received block of bits are compared to bits of a CRC code word generated from the bits of a previously received block of bits of a time division multiplexed signal for generating indications of errors in transmission.
- the error indications are employed as desired, for example, in accordance with prescribed criteria to enable so-called major and minor alarms.
- a six-bit CRC. code word is employed wherein the code word bits are inserted into predetermined framing bit positions in the time division multiplexed signal.
- FIG. 1 illustrates the format of the basic DS1 digital signal
- FIG. 2 is a simplified block diagram of a portion of a digital terminal incorporating apparatus in accordance with the invention
- FIG. 3 shows in simplified form details of a transmit circuit included in the transmit unit of FIG. 2;
- FIG. 4 illustrates a sequence of signals useful in explaining operation of an embodiment of the invention
- FIG. 5 depicts in simplified form details of the CRC Bit Generator of FIG. 3;
- FIG. 6 shows details of the feedback shift register employed in FIG. 5;
- FIG. 7 shows in simplified form a receive circuit employed in the receive unit of FIG. 2; and FIG. 8 depicts details of the CRC-Block Error
- the aforementioned DS1 signal will be considered in greater detail at this point.
- all eight bits of a channel are used for carrying message information in five of every six frames, and the eighth bit (D8) is borrowed for signaling purposes in every sixth frame.
- Each signaling bit of each channel relates only to the signaling information for that particular channel; and, all of the signaling bits of a digital group occur in the same (one-in-six) signaling frame. Framing information is transmitted in the 193rd bit position of each frame.
- the framing bit position may equally be considered the first bit of each frame, i.e., the 0 bit position.
- the DS1 signal has been grouped into a so- called super frame comprising two groups of six frames each with the sixth frame having A signaling bits and the twelfth frame having B signaling bits.
- the per frame (1010...) pattern appears in every other frame, namely ---1---X---0---X---X---0---.
- the frames which do not carry per frame framing bits are called signaling subframes and are used to send signaling framing information.
- the subframe pattern (111000) ---1---X---1---X---1---X---0---X---0 is employed to identify the sixth and twelfth frames.
- the present invention may be utilized with the
- DS1 digital signal format as well as with other and different digital formats such as a so-called extended digital format including 24 frames in four groups of six frames each hereinafter referred to as an extended super frame (ESF).
- ESF extended super frame
- predetermined bits in the format in this example, bit positions previously employed for either per frame (Ft) framing bits or subframe (Fs) framing bits are utilized to realize an additional data link and for use, in accordance with an aspect of the invention, to transmit a cyclical-redundancy-check (CRC) code word to be used in monitoring transmission performance. Since four groups of six frames each are employed, four signaling bits are available, namely, A,B,C and D.
- FIG. 2 shows in simplified form a typical digital terminal which includes performance monitoring equipment in accordance with an aspect of the invention.
- Transmit unit 21 is supplied with time division multiplex (TDM) input data and facility data link (FDL) data, and generates a time division multiplex (XTDM) output signal to be transmitted over a digital transmission line.
- TDM time division multiplex
- FDL facility data link
- XTDM time division multiplex
- XTDM includes the requisite framing bits and, in accordance with an aspect of the invention, bits of a CRC code word for monitoring transmission performance.
- the composite multiplexed signal (XTDM) from transmit unit 21 is coupled to the digital line (e.g., a Tl transmission line) via line interface unit 22.
- Interface unit 22 typically converts the unipolar XTDM to bipolar for transmission over the digital line. In the receiving direction, the converse of the above-described operations is carried out.
- the incoming time division multiplexed (RTDM) signal is coupled from the digital line to receive unit 23 via interface unit 22.
- Receive unit 23 is employed to extract the data link (FDL) information from RTDM, operate on RTDM to extract the individual channel information and, in accordance with an aspect of the invention, generate error indications by comparing the CRC bits received in RTDM with CRC bits generated in receiver unit 23. It is apparent that in a transmission system similar terminals are used at both ends of the digital line.
- FDL data link
- Time division multiplex transmit and receive units have been in use since the early 1960's and have been extensively described in the literature - see for example, "D2 Channel Bank: Digital Functions" by A. J. Cirillo, et al., Bell System Technical Journal, Volume 51, October 1972; "The D3 Channel Bank” by W. B. Gaunt, et al., Bell Laboratories Record, August 1972, pages 229-233; "D4: Up-to-Date Channel Bank for Digital Transmission Plant” by W. G. Albert, et al. , Bell Laboratories Record, March 1977 , pages 66-72; and also U.S. Patent 4,125,745 issued November 14, 1978.
- FIG. 3 shows in simplified form details of transmit circuit 300 employed in transmit unit 21 for formating a time division multiplexed (TDM) input signal into the desired time division multiplexed signal to be transmitted (XTDM).
- TDM time division multiplexed
- XTDM desired time division multiplexed signal to be transmitted
- AND gates 301, 302, 303 and 304 in conjunction with OR gate 305 are employed to interleave TDM input data signal, FDL data, F-Pat Bits and CRC bits into time division multiplexed signal XTDM to be transmitted.
- Framing pattern bits and timing generator 306 (hereinafter referred to as CLOCK) is responsive to a bit clock signal supplied via terminal 307 for generating framing pattern bits (F-Pat Bits) in a pattern as shown in Table I above, a data link sync (FDL SYNC) signal, CRC-Bit SYNC, framing pattern sync (F-Pat SYNC), and extended super frame sync (ESF SYNC).
- the bit clock signal is, for example, the T1 clock having a bit rate of 1.544 megabits per second.
- a TDM input signal from a time division multiplex circuit (not shown) is supplied via terminal 308 to an input of AND gate 301.
- FDL SYNC, F-Pat SYNC and CRC-Bit SYNC signals are supplied to inhibit inputs of AND gate 301 for disabling it when FDL data bits, F-Pat Bits and CRC-Bits, respectively, are interleaved into the XTDM signal.
- An output of AND gate 301 is supplied to an input of OR gate 305.
- FDL data is supplied via terminal 309 to an input of AND gate 302.
- FDL SYNC is supplied to another input of AND 302 for enabling it to interleave the FDL data signal into the appropriate bit positions of XTDM.
- An output of AND gate 302 is supplied to OR gate 305 for this purpose.
- F-Pat bits and F-Pat SYNC are supplied from CLOCK 306 to first and second inputs, respectively, of AND gate 303.
- F-Pat SYNC enables AND gate 303 to interleave the framing pattern bits into the appropriate bit positions of XTDM.
- An output of AND gate 303 is supplied to OR gate 305 for this purpose.
- Cyclical-redundancy-check code word bits (CRC-Bits) are supplied from CRC bit generator 310 to an input of AND gate 304.
- CRC-Bit SYNC is supplied from CLOCK 306 to another input of AND gate 304 for enabling it to interleave the CRC-bits, in accordance with an aspect of the invention, into the appropriate bit positions of XTDM.
- An output of AND gate 304 is supplied to an input of OR gate 305 for this purpose.
- CRC bit generator 310 is responsive to XTDM, the bit clock signal supplied from terminal 307, and ESF SYNC and CRC-Bit SYNC signals supplied from CLOCK 306 to generate from the currently transmitted ESF of XTDM a CRC code word having a predetermined number of bits which is to be inserted into predetermined bit positions the next ESF of XTDM to be transmitted. That is to say, a CRC code word is generated, in this example, from the bits of the presently transmitted ESF including the previously inserted CRC bits, which is to be inserted in predetermined ones of the bit positions of the next subsequent ESF to be transmitted. Details of CRC bit generator 310 are shown in FIGS. 5 and 6 and described below.
- the bits of the CRC code word are inserted into framing bit positions, no additional data bits are required and overall efficiency of transmission is not reduced. It should also be noted that the CRC bits could be inserted into any of the bit positions in the time division multiplexed signal so long as the positions are predetermined, and that the format is not restricted to the 24 frame ESF.
- a CRC code word having six bits is employed to realize a desirable confidence level in detecting errors in transmission of bits of the extended super frame. It has been determined that using the simple CRC-6 code which, in accordance with an aspect of the invention, is inserted in predetermined bit positions of the extended super frame (i.e., a block having a predetermined number of bits) approximately 98.4 percent of errors in all of the bits, in this example 4632, are detectable. This is sufficiently adequate for digital transmission performance monitoring although inadequate for error detection in data transmission.
- the CRC-6 code word is generated from the bits of the extended superfame (ESF) being transmitted (XTDM) by employing the cyclic code generator polynomial x 6 + x + 1 (1)
- ESF extended super frame
- XTDM XTDM
- RTDM RTDM
- ESF extended super frame
- TDM input data from a time division multiplex circuit is supplied via terminal 308, AND gate 301 and OR gate 305 to XTDM except when AND gate 301 is inhibited by either FDL SYNC, F-PAT SYNC or CRC-BIT SYNC.
- FDL data bits M1 through M12 are supplied via AND gate 302 and OR gate 305 to be inserted into framing bit positions 1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21 and 23, respectively, of XTDM.
- This is achieved by employing FDL SYNC to enable AND gate 302 to sample the corresponding FDL data bits during the appropriate framing bit positions as shown in FIG. 4.
- Framing pattern bits generated by clock 306 are supplied into framing bit positions 4, 8, 12, 16, 20 and 24 via AND gate 303 and OR gate 305 in response to F-PAT SYNC pulses enabling AND gate 303 during appropriate framing bit positions as shown in FIG. 4.
- CRC bits generated by CRC bit generator 310 are inserted into framing bit positions 2, 6, 10, 14, 18 and 22 via AND gate 304 and OR gate 305 in response to CRC-BIT SYNC pulses enabling AND gate 304 during the appropriate framing bit positions as shown in FIG. 4.
- CRC-BIT SYNC pulses enabling AND gate 304 during the appropriate framing bit positions as shown in FIG. 4.
- FIG. 5 shows in simplified form details of CRC bit generator 310. Accordingly, shown is feedback shift register 501 which is employed to generate the CRC code word, in this example, in accordance with the generating polynomial of equation (1).
- XTDM is supplied to the data input of shift register 501 while the BIT CLOCK and ESF SYNC signals are supplied to CLK input and RST input, respectively. Details of one example of a circuit which may be employed for this purpose are shown in FIG. 6.
- Register 501 generates CRC code word bits C1 , C2 , C3 , C4, C5 and C6 which are supplied in parallel in response to ESF SYNC to parallel in serial out (PISO) shift register 502.
- PISO serial out
- ESF SYNC is employed to reset register 501 and load PISO 502. To this end, ESF SYNC is supplied to the load (LD) input of PISO 502. The bit clock signal is supplied to CLK input of PISO 502 and CRC-BIT SYNC is supplied to the shift input of PISO 502. Consequently, the CRC bits are shifted and supplied in series to AND gate 304 at the CRC-BIT SYNC rate. BIT CLOCK is employed to synchronize the pulse transitions.
- FIG. 6 shows details of an arrangement which may be employed for feedback shift register 501.
- This circuit is employed to realize the desired generator polynomial of equation (1) and, therefore, generate bits C1-C6 of the desired CRC-6 code word.
- XTDM is supplied via the data input to one input of Exclusive OR gate 601.
- Exclusive OR gate 601 adds the binary output of AND gate 602 to the XTDM bit supplied via the data input. This generates the 1+x 6 function.
- An output from Exclusive OR gate 601 is supplied to one input of Exclusive OR gate 603 and D-type flip-flop
- the Q output of flip-flop 604 is CRC bit C6 supplied to shift register 502 and is also supplied via AND gate 605 to a second input of Exclusive OR gate 603. This is the x function.
- the output of Exclusive OR gate 603 is the polynomial x 6 +x+1 and is supplied to D-type flip- flop 606.
- the output of flip-flop 606 is CRC bit C5 and is supplied to shift register 502 and D-type flip-flop 607.
- the serial connection of D-type flip-flops 607, 608, 609 and 610 generate CRC bits C4 , C3 , C2 and C1 , respectively, all supplied to register 502.
- the output of flip-flop 610 is the x function and is supplied via AND gate 602 to an input of Exclusive OR gate 601.
- BIT CLOCK is supplied via CLK input to one input of AND gate 611 and to the CLK input of flip-flops 604, 606-610.
- ESF SYNC is supplied via RST input to the set (S) input of flip-flop 612.
- the Q output of flip-flop 612 is supplied to a second input of AND gate 611.
- the output of AND gate 611 is supplied to the reset (R) input of flip-flop 612 and to the clear (CLR) inputs of flip-flops 607-610.
- AND gate 611 and flip-flop 612 generate a reset pulse to initialize feedback shift register 501 to an all 0 state at the beginning of each extended super frame, i.e., C1-C6 are all 0.
- AND gates 602 and 605 are used to insure processing of a XTDM bit supplied concurrently with ESF SYNC.
- FIG. 7 shows in simplified form details of receive circuit 700 which is used in receive unit 23 for utilizing the CRC code word bits, in accordance with an aspect of the invention, for detecting errors in a received time division multiplexed (RTDM) signal.
- received time division multiplexed signal RTDM is supplied via terminal 701 to CRC-bit generator 702 and CRC-block error detector 703.
- CRC-bit generator 702 is essentially identical to CRC-bit generator 310 employed in transmit circuit 300 and described above.
- CRC bit generator 702 generates CRC code word bits, in this example, from the presently received extended super frame of RTDM for comparison with the bits of the next received extended super frame of RTDM.
- CRC bits are serially supplied from CRC generator 702 to CRC-block error detector 703 where they are compared with bits of RTDM. Error indications are supplied from CRC-block error detector 703 to utilization equipment 704. Utilization equipment 704 may be, for example, a microcomputer which uses the individual error indications to monitor performance. For example, specific algorithms may be employed to enable alarms, e.g., major and minor alarms, when prescribed error rates (i.e., errors per number of bits) are exceeded.
- Timing generator 705 responds to the bit clock signal which is, for example, the 1.544 megabit per second TI rate, to generate ESF SYNC and CRC-BIT SYNC.
- Bit clock, ESF SYNC and CRC-BIT SYNC are supplied to CRC bit generator 702 and are utilized as described above in relation to CRC bit generator 310.
- ESF SYNC and CRC-BIT SYNC are supplied to CRC block error detector 703.
- ESF-SYNC and CRC-BIT SYNC are identical to the signals shown in FIG. 4.
- FIG. 8 shows details of CRC-block error detector
- CRC block error detector 703 includes Exclusive OR gate 801 which is supplied with the incoming time division multiplex signal RTDM, in this example, the extended super frame (ESF) format and with the CRC bits from CRC bit generator 702.
- Exclusive OR gate 801 compares the bits in RTDM presently being received with CRC bits generated from the previously received ESF.
- the output of Exclusive OR gate 801 is supplied to one input of AND gate 802 which is enabled at the CRC bit rate via CRC BIT SYNC. Consequently, the output of Exclusive OR gate 801 is interrogated when a received CRC bit should be present.
- ESF SYNC is supplied to another input of AND gate 804 and, consequently interrogates the Q output of flip-flop 803 upon the occurrence of ESF SYNC.
- An output of AND gate 804 is the CRC block error indication and is supplied to utilization equipment 704.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Time-Division Multiplex Systems (AREA)
- Detection And Prevention Of Errors In Transmission (AREA)
Abstract
Des erreurs dans la transmission numerique sont controlees en utilisant un controle par redondance cyclique (CRC). Dans un transmetteur (Fig. 3), un mot de code CRC (BITS CRC) ayant un nombre predetermine de bits est genere (via 310) depuis un bloc de bits (ESF) d'un signal multiplexe temporel actuellement transmis (XTDM). Les bits du mot de code sont alors introduits (via 304, 305, 306) dans des positions de bits predeterminees du bloc suivant de bits (ESF) du signal XTDM. Dans un recepteur (Fig. 7), des bits d'un signal multiplexe temporel actuellement recu (RTDM) sont comparees (en 707) aux bits d'un mot de code CRC genere a partir du dernier bloc de bits recu anterieurement pour indiquer des erreurs de transmission. Dans un exemple particulier, un mot de code CRC a 6 bits est utilise et les bits du mot de code sont introduits dans des positions de bits de sequences predeterminees.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US18640280A | 1980-09-11 | 1980-09-11 | |
US186402800911 | 1980-09-11 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1982001094A1 true WO1982001094A1 (fr) | 1982-04-01 |
Family
ID=22684808
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US1980/001304 WO1982001094A1 (fr) | 1980-09-11 | 1980-10-03 | Controle d'erreur dans des systemes de transmission numerique |
Country Status (3)
Country | Link |
---|---|
JP (1) | JPH0261826B2 (fr) |
CA (1) | CA1156384A (fr) |
WO (1) | WO1982001094A1 (fr) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0327747A1 (fr) * | 1986-02-11 | 1989-08-16 | Bradley Telcom Corporation | Méthode et appareil de contrôle de transmission numérique |
AU624787B2 (en) * | 1987-05-28 | 1992-06-25 | Nec Corporation | Digital communication apparatus |
EP0540007A2 (fr) * | 1991-10-29 | 1993-05-05 | Nippon Hoso Kyokai | Méthode et appareil permettant la transmission de blocs de données avec des blocs de parité et de synchronisation |
EP0569280A1 (fr) * | 1992-05-06 | 1993-11-10 | Telediffusion De France | Procédé et système de transmission d'un signal numérique codé sur N bits par une interface d'émission-réception de signaux codés sur N+M bits, et leur utilisation en télévision numérique |
DE19736434A1 (de) * | 1997-08-21 | 1999-03-11 | Nokia Mobile Phones Ltd | Verfahren und Vorrichtungen zur Erkennung der Position von in einem seriellen Datenempfangsstrom liegenden Datenpaketen |
KR100244452B1 (ko) * | 1997-02-06 | 2000-02-01 | 김영환 | 데이터 오류체크회로 및 방법 |
EP1211813A2 (fr) * | 2000-11-10 | 2002-06-05 | Samsung Electronics Co., Ltd. | Appareil et méthode de detection d'erreurs dans und code CRC comprenant des bits de parité dans un ordre inversé |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01228339A (ja) * | 1988-02-29 | 1989-09-12 | Bradley Telecom Corp | デジタル伝送試験方法および装置 |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3412380A (en) * | 1964-09-04 | 1968-11-19 | Westinghouse Electric Corp | Two-character, single error-correcting system compatible with telegraph transmission |
US3475724A (en) * | 1965-10-08 | 1969-10-28 | Bell Telephone Labor Inc | Error control system |
US3893072A (en) * | 1973-08-03 | 1975-07-01 | Int Data Sciences Inc | Error correction system |
US4012719A (en) * | 1975-04-11 | 1977-03-15 | Sperry Rand Corporation | Communication multiplexer module |
US4145683A (en) * | 1977-11-02 | 1979-03-20 | Minnesota Mining And Manufacturing Company | Single track audio-digital recorder and circuit for use therein having error correction |
US4168400A (en) * | 1977-03-31 | 1979-09-18 | Compagnie Europeenne De Teletransmission (C.E.T.T.) | Digital communication system |
-
1980
- 1980-10-03 JP JP50240680A patent/JPH0261826B2/ja not_active Expired
- 1980-10-03 WO PCT/US1980/001304 patent/WO1982001094A1/fr unknown
-
1981
- 1981-01-30 CA CA000369787A patent/CA1156384A/fr not_active Expired
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3412380A (en) * | 1964-09-04 | 1968-11-19 | Westinghouse Electric Corp | Two-character, single error-correcting system compatible with telegraph transmission |
US3475724A (en) * | 1965-10-08 | 1969-10-28 | Bell Telephone Labor Inc | Error control system |
US3893072A (en) * | 1973-08-03 | 1975-07-01 | Int Data Sciences Inc | Error correction system |
US4012719A (en) * | 1975-04-11 | 1977-03-15 | Sperry Rand Corporation | Communication multiplexer module |
US4168400A (en) * | 1977-03-31 | 1979-09-18 | Compagnie Europeenne De Teletransmission (C.E.T.T.) | Digital communication system |
US4145683A (en) * | 1977-11-02 | 1979-03-20 | Minnesota Mining And Manufacturing Company | Single track audio-digital recorder and circuit for use therein having error correction |
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0327747A1 (fr) * | 1986-02-11 | 1989-08-16 | Bradley Telcom Corporation | Méthode et appareil de contrôle de transmission numérique |
AU624787B2 (en) * | 1987-05-28 | 1992-06-25 | Nec Corporation | Digital communication apparatus |
EP0540007A2 (fr) * | 1991-10-29 | 1993-05-05 | Nippon Hoso Kyokai | Méthode et appareil permettant la transmission de blocs de données avec des blocs de parité et de synchronisation |
EP0540007A3 (fr) * | 1991-10-29 | 1994-02-16 | Japan Broadcasting Corp | |
US5432800A (en) * | 1991-10-29 | 1995-07-11 | Hitachi, Ltd. | Methods and apparatuses for transmission and reception of information signals |
EP0569280A1 (fr) * | 1992-05-06 | 1993-11-10 | Telediffusion De France | Procédé et système de transmission d'un signal numérique codé sur N bits par une interface d'émission-réception de signaux codés sur N+M bits, et leur utilisation en télévision numérique |
KR100244452B1 (ko) * | 1997-02-06 | 2000-02-01 | 김영환 | 데이터 오류체크회로 및 방법 |
DE19736434A1 (de) * | 1997-08-21 | 1999-03-11 | Nokia Mobile Phones Ltd | Verfahren und Vorrichtungen zur Erkennung der Position von in einem seriellen Datenempfangsstrom liegenden Datenpaketen |
DE19736434C2 (de) * | 1997-08-21 | 1999-06-24 | Nokia Mobile Phones Ltd | Verfahren und Vorrichtungen zur Erkennung der Position von in einem seriellen Datenempfangsstrom liegenden Datenpaketen |
US6212660B1 (en) | 1997-08-21 | 2001-04-03 | Nokia Mobile Phones Limited | Methods and apparatuses for identification of the position of data packets which are located in a serial received data stream |
DE19736434C3 (de) * | 1997-08-21 | 2002-08-22 | Nokia Mobile Phones Ltd | Verfahren und Vorrichtungen zur Erkennung der Position von in einem seriellen Datenempfangsstrom liegenden Datenpaketen |
EP1211813A2 (fr) * | 2000-11-10 | 2002-06-05 | Samsung Electronics Co., Ltd. | Appareil et méthode de detection d'erreurs dans und code CRC comprenant des bits de parité dans un ordre inversé |
EP1211813A3 (fr) * | 2000-11-10 | 2003-04-23 | Samsung Electronics Co., Ltd. | Appareil et méthode de detection d'erreurs dans und code CRC comprenant des bits de parité dans un ordre inversé |
US6820232B2 (en) | 2000-11-10 | 2004-11-16 | Samsung Electronics Co., Ltd. | Device and method for detecting errors in CRC code having reverse ordered parity bits |
Also Published As
Publication number | Publication date |
---|---|
JPS57501055A (fr) | 1982-06-10 |
JPH0261826B2 (fr) | 1990-12-21 |
CA1156384A (fr) | 1983-11-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4397020A (en) | Error monitoring in digital transmission systems | |
USRE33900E (en) | Error monitoring in digital transmission systems | |
CA1167185A (fr) | Circuit de resynchronisation de cadres pour recepteur numerique | |
US4316285A (en) | Framing circuit for digital receiver | |
EP0320882B1 (fr) | Système de démultiplexage | |
JP3421208B2 (ja) | ディジタル伝送システムおよび同期伝送装置におけるパス試験信号生成回路ならびにパス試験信号検査回路 | |
CA1149976A (fr) | Liaison de donnees pour banque a canaux numeriques | |
CA1105586A (fr) | Dispositif de transmission de donnees numeriques | |
US5060229A (en) | Serial transport frame format method | |
JPH0434857B2 (fr) | ||
EP0256844B1 (fr) | Appareil et méthode d'interface de ligne numérique d'abonné | |
US5151902A (en) | Method and apparatus for quality monitoring of at least two transmission sections of a digital signal transmission link | |
US4862480A (en) | Digital data service system | |
JPH02226926A (ja) | 多重チャネルpcmタイプのリング上にhdlcフレームを伝送するためのシステム | |
US4581737A (en) | Bit compression multiplexing | |
CA1312362C (fr) | Systeme de transmission de signaux de detection de defaillances | |
CA1156384A (fr) | Controleur d'erreur dans des systemes de transmission numerique | |
US6453432B1 (en) | Method and system for communicating the status of a digital transmission line element during loopback | |
AU657305B2 (en) | Line monitoring for SDH signals | |
JP3333053B2 (ja) | ディジタル通信装置 | |
EP1638223B1 (fr) | Appareil de reprise de compensation de retard de concatenation virtuelle | |
JPH0271636A (ja) | 時分割多重データ伝送システム | |
GB2343092A (en) | Framing codes for a high speed parallel data bus | |
US6490317B1 (en) | Data, path and flow integrity monitor | |
CA2088210A1 (fr) | Methode de synchronisation d'elements de circuits de systeme de telecommunication |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Designated state(s): JP |