US5867503A - Digital sound broadcasting receiver and automatic phase controlling method therefor - Google Patents

Digital sound broadcasting receiver and automatic phase controlling method therefor Download PDF

Info

Publication number
US5867503A
US5867503A US08/785,506 US78550697A US5867503A US 5867503 A US5867503 A US 5867503A US 78550697 A US78550697 A US 78550697A US 5867503 A US5867503 A US 5867503A
Authority
US
United States
Prior art keywords
error
error rate
apc
signal
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US08/785,506
Other languages
English (en)
Inventor
Yoshiharu Ohsuga
Masahiro Tsujishita
Tadatoshi Ohkubo
Kenichi Taura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Assigned to MITSUBISHI DENKI KABUSHIKI KAISHA reassignment MITSUBISHI DENKI KABUSHIKI KAISHA ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: OHKUBO, TADATOSHI, TAURA, KENICHI, TSUJISHITA, MASAHIRO, OHSUGA, YOSHIHARU
Application granted granted Critical
Publication of US5867503A publication Critical patent/US5867503A/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H04L27/26—Systems using multi-frequency codes
    • H04L27/2601—Multicarrier modulation systems
    • H04L27/2647—Arrangements specific to the receiver only
    • H04L27/2655—Synchronisation arrangements
    • H04L27/2657—Carrier synchronisation
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03J—TUNING RESONANT CIRCUITS; SELECTING RESONANT CIRCUITS
    • H03J7/00—Automatic frequency control; Automatic scanning over a band of frequencies
    • H03J7/02—Automatic frequency control
    • H03J7/04—Automatic frequency control where the frequency control is accomplished by varying the electrical characteristics of a non-mechanically adjustable element or where the nature of the frequency controlling element is not significant
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04H—BROADCAST COMMUNICATION
    • H04H40/00—Arrangements specially adapted for receiving broadcast information
    • H04H40/18—Arrangements characterised by circuits or components specially adapted for receiving
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04H—BROADCAST COMMUNICATION
    • H04H60/00—Arrangements for broadcast applications with a direct linking to broadcast information or broadcast space-time; Broadcast-related systems
    • H04H60/09—Arrangements for device control with a direct linkage to broadcast information or to broadcast space-time; Arrangements for control of broadcast-related services
    • H04H60/11—Arrangements for counter-measures when a portion of broadcast information is unavailable
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0057—Block codes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/20—Arrangements for detecting or preventing errors in the information received using signal quality detector
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H04L27/26—Systems using multi-frequency codes
    • H04L27/2601—Multicarrier modulation systems
    • H04L27/2647—Arrangements specific to the receiver only
    • H04L27/2655—Synchronisation arrangements
    • H04L27/2668—Details of algorithms
    • H04L27/2673—Details of algorithms characterised by synchronisation parameters
    • H04L27/2676—Blind, i.e. without using known symbols
    • H04L27/2679—Decision-aided
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04H—BROADCAST COMMUNICATION
    • H04H2201/00—Aspects of broadcast communication
    • H04H2201/10—Aspects of broadcast communication characterised by the type of broadcast system
    • H04H2201/20—Aspects of broadcast communication characterised by the type of broadcast system digital audio broadcasting [DAB]

Definitions

  • the present invention relates to a digital sound broadcasting receiver which corresponds to an orthogonal frequency division multiplex modulation (hereinbelow, referred to as "OFDM") digital broadcasting system with respective carriers phase modulated wherein a synchronizing signal, which have a predetermined modulation, is transmitted in a frame.
  • OFDM orthogonal frequency division multiplex modulation
  • FIG. 10 there is shown a block diagram of the structure of a conventional digital sound broadcasting receiver.
  • Reference numeral 1 designates an antenna.
  • Reference numeral 2 designates a frequency down-converter.
  • Reference numeral 3 designates an A/D converter.
  • Reference numeral 4 designates an IQ signal generator.
  • Reference numeral 5 designates a fast Fourier transform (FFT) processor or a discrete Fourier transform (DFT) processor (hereinbelow, referred to as the "FFT processor").
  • Reference numeral 6 designates a deinterleave processor.
  • Reference numeral 7 designates an error correcting processor which performs error correction in data by Viterbi decoding.
  • Reference numeral 8 designates an audio decorder.
  • Reference numeral 9 designates a digital audio output terminal.
  • Reference numeral 10 designates a temperature compensated voltage controlled oscillator (hereinbelow, referred to as the "TCVCXO").
  • Reference numeral 11 designates a synchronization controller.
  • OFDM signals in an RF frequency band which have been inputted from the antenna 1 are down-converted into intermediate frequency signals at the frequency down-converter 2, are converted into digital signals at the A/D converter 3, and are divided into in-phase signal components (hereinbelow, referred to as the "I signal components”) and quadrature signal components (hereinbelow, referred to as the "Q signal components”) at the IQ signal generator 4.
  • I signal components in-phase signal components
  • Q signal components quadrature signal components
  • the I signal components and the Q signal components are converted into complex number data in a frequency region at the FFT processor 5, have the interleave treatment done at the transmitting end released at the deinterleave processor 6, are inputted into the audio decoder 8 as low bit rate coding data having errors corrected at the error correcting processor 7, are converted in a digital audio bit stream at the audio decoder 8, and are outputted from the digital audio output terminal 9.
  • the complex number data in the frequency region which are outputted from the FFT processor 5 are also inputted into the synchronization controller 11.
  • the synchronization controller 11 controls oscillation frequency of the TCVCXO based on the inputted data.
  • the TCVCXO 10 has output signals inputted into the frequency down-converter 2 to determine the center frequency of the intermediate frequency signals which are outputted from the frequency down-converter 2.
  • FIG. 11 there is shown a block diagram of the structure of the synchronization controller 11.
  • Reference numeral 100 designates a signal input terminal.
  • Reference numeral 101 designates a control signal output terminal.
  • Reference numeral 102 designates a phase error detector.
  • Reference numeral 103 designates a first frequency error detector.
  • Reference numeral 104 designates a second frequency error detector.
  • Reference numeral 105 designates an adder.
  • the data outputted from the FFT processor 5 are centered on several specific phase angles. For example, in case of quarter phase-shift keying (QPSK), the data are centered on 4 points of ⁇ /4, 3 ⁇ /4, - ⁇ /4 and - ⁇ /4. However, in many cases, the phases of the data which are outputted from the FFT processor 5 are actually shifted from the points where the data are supposed to be focused.
  • QPSK quarter phase-shift keying
  • the phase error detector 102 detects a phase error which is included in the data inputted from the FFT processor 5.
  • the synchronization controller 11 finely adjusts the oscillation frequency of the TCVCXO 10 based on the output from the phase error detector 102 through the adder 105 to carry out automatic phase control (hereinbelow, referred to "APC") so that the data of respective frequencies outputted from the FFT processor 5 focus in the vicinity of the phase angles where the data are supposed to be focused.
  • APC automatic phase control
  • the respective data frames of the complex number data in the frequency band outputted from the FFT processor 5 include fixed patterns for synchronization.
  • the second frequency error detector 104 compares the output data at those portions with a preheld pattern, and outputs a signal corresponding to the frequency error about the presence and the absence of the APC pseudo lock state.
  • the synchronization controller 11 adjusts the oscillation frequency of the TCVCXO 10 based on the output from the second frequency error detector 104 through the adder 105, and carries out such control that lock is made at a proper phase angle by releasing the APC pseudo lock state and shifting to a new APC lock.
  • the first frequency error detector 103 compares the fixed pattern data for synchronization outputted from the FFT processor 5 with a preheld pattern, and detects a greater frequency error for each spacing between carrier frequencies.
  • the synchronization controller 11 adjusts the oscillation frequency of the TCVCXO 10 based on the output from the first frequency error detector 103 through the adder 105. If the intermediate frequency signals include a greater frequency error than the spacing between the carrier frequencies, such a greater frequency error is detected and corrected for proper frequency tuning.
  • FIGS. 12(a)-(c) there are shown schematic diagrams of the frequency control operation by the synchronization controller 11.
  • symbols " ⁇ " on frequency axes designate respective carrier frequencies of OFDM signals when tuning is accurately made.
  • Subscripts "n-2" to “n+4" of the frequencies f n-2 to f n+4 represent carrier numbers.
  • Symbols "x" on the frequency axes designate frequencies wherein respective carriers could be pulled in by the APC pseudo lock.
  • arrows designate the respective carriers of the received OFDM signals, which are denoted by the carrier numbers (n-4 to n+4).
  • the respective carrier frequencies of the OFDM signals deviate from proper values by more than two carrier frequency spacings
  • the respective carriers are pulled in the points on the frequency axes with the symbols " ⁇ " or "x" as shown in FIG. 12(a). In the example, it is about to become the APC pseudo lock state.
  • the synchronization controller 11 carries out the frequency tuning process based on the output from the first frequency error detector 103 to perform such control that the respective carrier frequencies are located within a range of about ⁇ 1/2 of carrier frequency spacing to the proper frequency values as shown in FIG. 12(b).
  • the APC process based on the output from the phase error detector 102 is continuously carried out to pull the respective carrier frequencies into the points of the symbols " ⁇ " or "x" on the frequency axes.
  • the synchronization controller 11 carries out the frequency tuning process based on the output from the second frequency error detector 104 to pull the respective frequencies into the proper frequencies as shown in FIG. 12(c).
  • the APC process by the conventional synchronization controller 11 creates a problem in that even if an APC lock state is proper and a proper sound is outputted, the proper APC lock state can be shifted to the APC pseudo lock state to interrupt the sound because an APC lock release action is erroneously carried out due to, e.g., variations in input signals.
  • a digital sound broadcasting receiver includes means which detects an error rate of an error-detecting code (CRC) for error detection in data of additional information (FIC) multiplexed in a received digital sound broadcasting signal (hereinbelow, referred to as the "CRC error rate of FIC"), and which stops an APC pseudo lock releasing action of synchronization controlling means when the detected error rate is not greater than a reference value, the synchronization controlling means performing automatic phase control (APC) to a demodulated signal based on a phase of the demodulated signal of the digital sound broadcasting signal.
  • CRC error-detecting code
  • FIC additional information
  • a digital sound broadcasting receiver may include means which detects an error rate of a bit error signal in sound data of a received digital sound broadcasting signal, and which stops the APC pseudo lock releasing action of the synchronization controlling means when the detected error rate is not greater than a reference value.
  • a digital sound broadcasting receiver may include means which detects an error rate of an error-detecting code (CRC) of a scale factor (ScF) in an audio frame of a received digital sound broadcasting signal (hereinbelow, referred to as the "CRC error rate of ScF"), and which stops the APC pseudo phase lock releasing action of the synchronization controlling means when the detected error rate is not greater than a reference value.
  • CRC error-detecting code
  • ScF scale factor
  • the digital sound broadcasting receiver may include means which detects the CRC error rate of FIC and the error rate of the bit error signal in the sound data, and which stops the APC pseudo phase lock releasing action of the synchronization controlling means when the two detected error rates are not greater than respective reference values.
  • the digital sound broadcasting receiver may include means which detects the error rate of the bit error signal in the sound data and the CRC error rate of ScF in the audio frame, and which stops the APC pseudo phase lock releasing action of the synchronization controlling means when the two detected error rates are not greater than respective reference values.
  • the digital sound broadcasting receiver may include means which detects the CRC error rate of FIC data and the CRC error rate of ScF in the audio frame, and which stops the APC pseudo phase lock releasing action of the synchronization controlling means when the two detected error rates are not greater than respective reference values.
  • the digital sound broadcasting receiver may include means which detects the CRC error rate in the FIC data, the error rate of the bit error signal in the sound data and the CRC error rate of ScF in the audio frame, and which stops the APC pseudo phase lock releasing action of the synchronization controlling means when the three detected error rates are not greater than respective reference values.
  • the reference value for the CRC error rate in the FIC data may be 50%.
  • the reference value for the error rate of the bit error signal in the audio data may be 20%.
  • the reference value for the CRC error rate of ScF in the audio frame may be 50%.
  • an automatic phase controlling method in a digital sound broadcasting receiver detects an error rate of received data, and stops the APC pseudo lock releasing action of the synchronization controlling means when the detected error rate is not greater than a preset reference value, the synchronization controlling means performing automatic phase control to the demodulated signal.
  • the CRC error rate in the FIC data may be detected, and the APC pseudo lock releasing action of the synchronization controlling means may be stopped when the error rate is not greater than 50%. As a result, releasing proper APC lock states are minimized.
  • the error rate of the bit error signal in the received sound data may be detected, and the APC pseudo lock releasing action of the synchronization controlling means may be stopped when the error rate is not greater than 20%. As a result, releasing proper APC lock states are minimized.
  • the error rate of the error-detecting code (CRC) of the scale factor (ScF) in the audio frame may be detected, and the APC pseudo lock releasing action of the synchronization controlling means may be stopped when the error rate is not greater than 50%. As a result, releasing proper APC lock states are minimized.
  • the error rate of the CRC in the FIC data and the error rate of the bit error signal in the audio data may be detected, and the APC pseudo lock releasing action of the synchronization controlling means may be stopped when the error rate in the FIC data is not greater than 50% and when the error rate of the bit error signal in the audio data is not greater than 20%. As a result, releasing proper APC lock states are minimized.
  • the error rate of the bit error signal in the audio data and the CRC error rate of ScF in the audio frame may be detected, and the APC pseudo lock releasing action of the synchronization controlling means may be stopped when the error rate of the bit error signal in the audio data is not greater than 20% and when the CRC error rate of ScF in the audio frame is not greater than 50%. As a result, releasing proper APC lock states are minimized.
  • the CRC error rate in the FIC data and the CRC error rate of ScF in the audio frame may be detected, and the APC pseudo lock releasing action of the synchronization controlling means may be stopped when the error rate in the FIC data is not greater than 50% and when the CRC error rate of ScF in the audio frame is not greater than 50%. As a result, releasing proper APC lock states are minimized.
  • the error rate of the CRC in the FIC data, the error rate of the bit error signal in the audio data and the CRC error rate of ScF in the audio frame may be detected, and the APC pseudo lock releasing action of the synchronization controlling means may be stopped when the error rate in the FIC data is not greater than 50%, when the error rate of the bit error signal in the audio data is not greater than 20% and when the CRC error rate of ScF in the audio frame is not greater than 50%.
  • the APC pseudo lock releasing action of the synchronization controlling means may be stopped when the error rate in the FIC data is not greater than 50%, when the error rate of the bit error signal in the audio data is not greater than 20% and when the CRC error rate of ScF in the audio frame is not greater than 50%.
  • the error rate of the received data is detected, and the phase lock releasing action of the synchronization controlling means is stopped when the detected error rate is not greater than the preset reference value. As a result, releasing proper APC lock states are minimized.
  • the APC lock state at the time of demodulating a signal in the digital sound broadcasting receiver is proper or not based on an error rate of one of the error-detecting code (CRC) of the fast information channel (FIC), the bit error signal in sound data and the error-detecting code (CRC) of the scale factor (ScF) in the audio frame.
  • CRC error-detecting code
  • FIC fast information channel
  • CRC error-detecting code
  • ScF scale factor
  • the APC pseudo lock releasing action in the synchronization controlling means can be stopped to offer an advantage in that the digital sound broadcasting receiver can perform the APC pseudo lock releasing action in the synchronization controlling means in a more proper manner.
  • FIG. 1 is a block diagram showing the structure of the digital sound broadcasting receiver according to a first embodiment of the present invention
  • FIG. 2 is a schematic view showing the structure of a transmission frame
  • FIG. 3 is a block diagram showing the structure of the digital sound broadcasting receiver according to a second embodiment of the present invention.
  • FIG. 4 is a block diagram showing the structure of the digital sound broadcasting receiver according to a third embodiment of the present invention.
  • FIG. 5 is a block diagram showing the structure of the digital sound broadcasting receiver according to a fourth embodiment of the present invention.
  • FIG. 6 is a block diagram showing the structure of the digital sound broadcasting receiver according to a fifth embodiment of the present invention.
  • FIG. 7 is a block diagram showing the structure of the digital sound broadcasting receiver according to a sixth embodiment of the present invention.
  • FIG. 8 is a block diagram showing the structure of the digital sound broadcasting receiver according to a seventh embodiment of the present invention.
  • FIG. 9 is a block diagram showing the structure of a synchronization controller according to the first to third embodiments.
  • FIG. 10 is a block diagram showing the structure of a conventional digital sound broadcasting receiver
  • FIG. 11 is a block diagram showing the structure of the synchronization controller shown in FIG. 10.
  • FIG. 12(a)-(c) are schematic views of the frequency control operation by the synchronization controller shown in FIG. 11.
  • FIG. 1 there is shown a block diagram of the structure of the digital sound broadcasting receiver according to a first embodiment of the present invention.
  • Reference numeral 1 designates an antenna.
  • Reference numeral 2 designates a frequency down-converter.
  • Reference numeral 3 designates an A/D converter.
  • Reference numeral 4 designates an IQ signal generator.
  • Reference numeral 5 designates an FFT processor.
  • Reference numeral 6 designates a deinterleave processor.
  • Reference numeral 7 designates an error correcting processor for performing an error correction in data by Viterbi decoding.
  • Reference numeral 8 designates an audio decoder.
  • Reference numeral 9 designates a digital audio output terminal.
  • Reference numeral 10 designates a TCVCXO.
  • Reference numeral 12 designates a synchronization controller A.
  • Reference numeral 13 designates an error rate detector (hereinbelow, referred to as the "CRC error rate detector for FIC") which detects an error rate of a bit error-detecting code (CRC) in the data of a fast information channel (FIC) as additional information multiplexed in a received signal.
  • CRC error rate detector for FIC
  • FIG. 2 there is shown a schematic view of the structure of a transmission frame which is transmitted from a digital sound broadcasting station.
  • Reference numeral 20 designates a synchronizing signal.
  • Reference numeral 21 designates an FIC as the additional information.
  • Reference numeral 22 designates a main service channel (MSC).
  • the MSC 22 includes actual sound information to be transmitted.
  • the FIC 21 constituted by several fast information blocks (FIBs) 23, by which the additional information at present, such as a service status, a program type and a program number is transmitted.
  • FIBs 23 are constituted by several collective fast information groups (FIGs), and are formed to be capable of transmitting additional information other than sound data though detail explanation is omitted.
  • Reference numeral 24 designates a data field.
  • Reference numeral 25 designates a CRC, which shows that the contents of the data field 24 in the corresponding FIB 23 are effective if checking the CRC 25 indicates OK, and which shows that the contents of the data field 24 in the corresponding FIB 23 are ineffective if checking the CRC 25 indicates NG.
  • OFDM signals in an RF frequency band which have been inputted from the antenna 1 are down-converted into intermediate frequency signals at the frequency down-converter 2, are converted into digital signals at the A/D converter 3, and are divided into in-phase components (hereinbelow, referred to as the "I signal components”) and quadrature signal components (hereinbelow, referred to as the "Q signal components”) at the IQ signal generator 4.
  • I signal components in-phase components
  • Q signal components quadrature signal components
  • the I signal components and the Q signal components are converted into complex number data of a frequency region at the FFT processor 5, have the interleave treatment done at a transmitting end released by the deinterleave processor 6, are inputted into the audio decoder 8 as low bit rate coding data having an error corrected by the error correcting processor 7, and are decoded into a digital audio bit stream at the audio decoder 8 to be outputted from the digital audio output terminal 9.
  • the complex number data of the frequency region which are outputted from the FFT processor 5 are also inputted into the synchronization controller A 12.
  • the synchronization controller A 12 controls the oscillation frequency of the TCVCXO 10 based on the inputted data, and the TCVCXO 10 has an outputted signal inputted into the frequency down-converter 2 to determine a center frequency of the intermediate frequency signals outputted from the frequency down-converter 2.
  • FIG. 9 there is shown a block diagram of the structure of the synchronization controller A 12.
  • Reference numeral 100 designates a signal input terminal.
  • Reference numeral 101 designates a control signal output terminal.
  • Reference numeral 102 designates a phase error detector.
  • Reference numeral 103 designates a first frequency error detector.
  • Reference numeral 104 designates a second frequency error detector.
  • Reference numeral 105 designates an adder.
  • Reference numeral 106 designates a control signal input terminal.
  • Reference numeral 107 designates a switching unit.
  • the units 100-105 are the same as the ones of the conventional synchronization controller 11.
  • the switching device 105 is controlled by an output from the CRC error rate detector 13 for the FIC data through the control signal input terminal 106, and carries out a switching operation between execution and stoppage of an APC pseudo lock state releasing process based on an output from the second frequency error detector 104.
  • the FIC 21 is taken in at the error correcting processor 7 without trouble. Information thereabout is received by a system controller not shown, and, if necessary, is indicated at an indicator not shown.
  • the CRC error rate of the FIC data widely varies in a range of about 0% --about 100% even in the proper APC lock state, depending on the operational state of the receiver (e.g. electric field strength).
  • the CRC error rate detector 13 for the FIC data determines that the APC lock state at present is proper when the NG rate of the CRC 25 in the FIB 23 is not greater than e.g. 50%, and outputs a command to the synchronization controller A 12 to stop the APC pseudo lock releasing action.
  • the synchronization controller A 12 which have received the command does not perform the APC lock releasing action even if the synchronization controller A determines based on the input data from the FFT processor 5 that it is in the APC pseudo lock state.
  • the reason why the error rate of 50% is selected as the reference value for determination is that it is about half in a variable range of the CRC error rate in the proper APC lock state, and that it has been experientially found that in the state with the CRC error rate of more than 50%, reproduction of sound becomes difficult and sound output is muted, creating no problem even if the APC pseudo lock release is improperly carried out by the synchronization controller A 12.
  • the CRC error rate for the FIC data is almost 100% in the APC pseudo lock state as stated earlier.
  • the selection of the error rate of 50% as the determination reference does not create any problem in that the APC pseudo release action is not carried out in the APC pseudo lock state.
  • the CRC error rate detector 13 for the FIC data does not output the APC pseudo lock releasing action stopping command to the synchronization controller A 12 when the NG rate of the CRC 25 is greater than 50%.
  • the synchronization controller A 12 determines based on the data inputted from the FFT processor 5 that it is now in the APC pseudo lock state, the synchronization controller releases the APC lock state at present, and controls the oscillation frequency of the TCVCXO 10 based on the data newly inputted from the FFT processor 5 to shift to a new APC lock state.
  • the CRC error rate detector 13 for the FIC data detects the error rate in the new APC lock state, and does not stop the APC pseudo lock releasing action until the error rate becomes not greater than 50%. As a result, the proper APC lock state can be established in due course to obtain proper sound output.
  • FIG. 3 there is shown a block diagram of the structure of the digital sound broadcasting receiver according to a second embodiment of the present invention.
  • the same reference numerals as the ones shown in FIG. 1 designate portions identical or corresponding to the portions shown in FIG. 1.
  • Reference numeral 14 designates an error rate detector for bit error signals at the error correcting processor 7 for received sound data.
  • the error correcting processor 7 decodes the received sound data to perform error corrections in the data, and outputs bit error signals.
  • the bit error rate widely varies in a range of about 0% --about 50% even in the proper APC lock state, depending on the operational state of the receiver (e.g. electric field strength).
  • the error rate detector 14 for the bit error signals determines that the APC lock state at present is proper when the error rate of a bit error signal is not greater than e.g. 20%, and outputs a command to the synchronization controller A 12 to stop the APC pseudo lock releasing action.
  • the reason why the error rate of 20% is selected as the reference value for determination is that it is about half in a variable range of the bit error rate in the proper APC lock state, and that it has been experientially found that sound output is muted because reproduced sound is difficult to be heard in the bit error rate of 10-20%, creating no problem even if the APC pseudo lock release is improperly occurred by the synchronization controller A 12.
  • the APC pseudo lock releasing action stopping command is not outputted to the synchronization controller A 12 when the bit error rate is greater than 20%.
  • the synchronization controller A 12 can perform the APC pseudo lock releasing action based on self-determination to establish the proper APC lock state in due course, obtaining proper sound output.
  • FIG. 4 there is shown a block diagram of the structure of the digital sound broadcasting receiver according to a third embodiment of the present invention.
  • the same reference numerals as the ones shown in FIG. 1 designate portions identical or corresponding to the portions shown in FIG. 1.
  • Reference numeral 15 designates an error rate detector (hereinbelow, referred to as the "CRC error detector for the ScF") for an error-detecting code (CRC) in a scale factor (ScF) in an audio frame.
  • CRC error detector for the ScF
  • ScF scale factor
  • the CRC error rate in the ScF can be detected from the audio decoder 8.
  • the CRC error rate in the ScF is normally as small as 0--a few % when demodulating the data is carried out in a normal manner. Conversely, it is about 100% when demodulating the data is not carried out in the proper manner, and it is tens of % on rare occasions when receiving conditions degrade.
  • the CRC error rate detector in ScF 15 determines that the APC lock state at present is proper when the CRC error rate in ScF is not greater than e.g. 50%, and outputs a command to the synchronization controller A 12 to stop the APC pseudo lock releasing action.
  • the reason why the error rate of 50% is selected as the reference value for determination is that it is about half in a variable range of the CRC error rate in the proper APC lock state, and that it has been experientially found that in the state with the CRC error rate for ScF of more than 50%, reproduction of sound becomes difficult and sound output is muted, creating no problem even if the APC pseudo lock release is improperly carried out by the synchronization controller A 12.
  • FIG. 5 there is shown a block diagram of the structure of the digital sound broadcasting receiver according to a fourth embodiment of the present invention.
  • the same reference numerals as the ones shown in FIGS. 1 and 3 designate portions identical or corresponding to the portions shown in FIGS. 1 and 3.
  • Reference numeral 16 designates a synchronization controller B.
  • the error correcting processor 7 outputs not only the NG number in the CRC 25 but also the bit error signal which is obtained when an error correction of received sound data is carried out, as explained with reference to the first embodiment and the second embodiment.
  • the CRC error rate detector 13 for the FIC data determines that the APC lock state at present is proper when the NG rate in the CRC 25 of the FIB 23 is not greater than e.g. 50%, and outputs the APC pseudo lock releasing action stopping command to the synchronization controller B 16.
  • the error rate detector 14 for the bit error signal outputs the APC pseudo lock releasing action stopping command to the synchronization controller B 16 when the error rate in the bit error signal is not greater than e.g. 20%.
  • the synchronization controller B 16 does not release the APC pseudo lock state when the APC pseudo lock releasing action stopping command is inputted to the synchronization controller B from both of the CRC error rate detector 13 for the FIC data and the error rate detector 14 for the bit error signal.
  • the synchronization controller B 16 performs the APC pseudo lock releasing action based on self-determination when the APC pseudo lock releasing action stopping command is not inputted into the synchronization controller B from the CRC error rate detector 13 for the FIC data or the error rate detector 14 for the bit error signal.
  • the proper APC lock state can be established in due course to obtain proper sound output.
  • the CRC error in the FIC data and the bit error are different in terms of timing when they are observed in the data frame (provided that the bit error is related to the data transmitted in the MSC 22).
  • the FIC is not subjected to time interleave while the bit error is related to a signal subjected to time interleave.
  • CRC errors in the FIC data intensively occur in terms of time in comparison with the bit errors.
  • bit error rates indicate errors included in the inputted data of the error correcting processor 7, and do not indicate errors left after correction.
  • the correction capability at the error correcting processor 7 varies on the extent of protection against error (code rate). Since the code rate of the digital sound broadcasting is variable depending on programs, there is a possibility that the errors after correction are sufficiently small and reproduction of sound is available even if the bit error rates are relatively high when the code rate is small and the protection against error is strong.
  • the CRC in the ScF indicates an error included in the sound data after correction. Since the CRC is directly related to reproduction quality of sound signals, the CRC is more appropriate to be used for determining whether the APC pseudo lock releasing action containing a possibility of the improper operation should be carried out or not.
  • Administration of the APC lock states by the two factors can decrease the danger of erroneously determining the proper APC lock state as the APC pseudo lock state.
  • FIG. 6 there is shown a block diagram of the structure of the digital sound broadcasting receiver according to a fifth embodiment of the present invention.
  • the same reference numerals as the ones shown in FIGS. 3 and 4 designate portions identical or corresponding to the portions shown in FIGS. 3 and 4.
  • Reference numeral 14 designates the error rate detector for bit error signals.
  • Reference numeral 15 designates the CRC error rate detector for the ScF in the audio frame.
  • Reference numeral 16 designates the synchronization controller B.
  • the error rate detector 14 for the bit error signals determines that the APC lock state at present is proper when the error rate of the bit error signals is not greater than e.g. 20%, and outputs the APC pseudo lock releasing action stopping command to the synchronization controller B 16.
  • the CRC error rate detector for ScF 15 determines that the APC lock state at present is proper when the CRC error rate in the ScF is not greater than e.g. 50%, and which outputs the APC pseudo lock releasing action stopping command to the synchronization controller B 16.
  • the synchronization controller B 16 does not release the APC pseudo lock state when the APC lock state releasing action stopping command is inputted to the the synchronization controller B from both of the error rate detector 14 for the bit error signals and the CRC error rate detector in ScF 15.
  • the synchronization controller B 16 performs the APC pseudo lock releasing action based on self-determination when the APC pseudo lock releasing action stopping command is not inputted into the synchronization controller B from the error rate detector 14 for the bit error signals or the CRC error rate detector in ScF 15. As a result, the proper APC lock state can be established in due course to obtain proper sound output.
  • two factors of the bit error signal error rate and the CRC error rate in ScF can be used to administrate the APC lock states to decrease the danger of erroneously determining the proper APC lock state as the APC pseudo lock state.
  • FIG. 7 there is shown a block diagram of the structure of the digital sound broadcasting receiver according to a sixth embodiment of the present invention.
  • the same reference numerals as the ones shown in FIGS. 1 and 4 designate portions identical or corresponding to the portions shown in FIGS. 1 and 4.
  • Reference numeral 13 designates the CRC error rate detector for the FIC data.
  • Reference numeral 15 designates the CRC error rate detector for ScF.
  • Reference numeral 16 designates the synchronization controller B.
  • the CRC error rate detector 13 for the FIC data determines that the APC lock state at present is proper when the NG rate of the CRC 25 in the FIB 23 is not greater than e.g. 50%, and outputs the APC pseudo lock releasing action stopping command to the synchronization controller B 16.
  • the CRC error rate detector for ScF 15 determines that the APC lock state at present is proper when the CRC error rate for ScF is not greater than e.g. 50%, and outputs the APC pseudo lock releasing action stopping command to the synchronization controller B 16.
  • the synchronization controller B 16 stops the APC pseudo lock releasing action when the APC pseudo lock releasing action stopping command is inputted into the synchronization controller B from both of the CRC error rate detector 13 for the FIC data and the CRC error rate detector for ScF 15.
  • the synchronization controller B performs the APC pseudo lock releasing action based on self-determination when the APC pseudo lock releasing action stopping command is not inputted into the synchronization controller B from the CRC error rate detector 13 for the FIC data or the CRC error rate detector for ScF 15. As a result, the proper APC lock state can be established in due course to obtain normal sound output.
  • administration of the APC lock state by the two factors of the CRC error rate in the FIC data and the CRC error rate in ScF can decrease the danger of erroneously determining the proper APC lock state as the APC pseudo lock state.
  • FIG. 8 there is shown a block diagram of the structure of the digital sound broadcasting receiver according to a seventh embodiment of the present invention.
  • the same reference numerals as the ones shown in FIGS. 1, 3 and 4 designate portions identical or corresponding to the portions shown in FIGS. 1, 3 and 4.
  • Reference numeral 13 designates the CRC error rate detector for the FIC data.
  • Reference numeral 14 designates the error rate detector for bit error signals.
  • Reference numeral 15 designates the CRC error rate detector for ScF in the audio frame.
  • Reference numeral 17 designates a synchronization controller C.
  • the CRC error rate detector 13 for the FIC data determines that the APC lock state at present is proper when the NG rate of the CRC 25 in the FIB 23 is not greater than e.g. 50%, and outputs the APC pseudo lock releasing action stopping command to the synchronization controller C 17.
  • the error rate detector 14 for bit error signals determines that the APC lock state at present is proper when the error rate of the bit error signals is not greater than e.g. 20%, and outputs the APC pseudo lock releasing action stopping command to the synchronization controller C 17.
  • the CRC error rate detector for ScF 15 determines that the APC lock state at present is proper when the CRC error rate of ScF is not greater than e.g. 50%, and outputs the APC pseudo lock releasing action stopping command to the synchronization controller C 17.
  • the synchronization controller C 17 stops the APC pseudo lock releasing action when the APC pseudo lock releasing action stopping command is inputted into the synchronization controller C from three of the CRC error rate detector 13 for the FIC data, the error rate detector 14 for the bit error signals and the CRC error rate detector for ScF 15.
  • the synchronization controller C 17 performs the APC pseudo lock releasing action based on self-determination when the APC pseudo lock releasing action stopping command is not inputted to the synchronization controller C from the CRC error rate detector 13 for the FIC data, the error rate detector 14 for the bit error signals or the CRC error rate detector for ScF 15.
  • the proper APC lock state can be established in due course to obtain normal sound output.
  • administration of the APC lock states by the three factors of the CRC error rate for the FIC data, the bit error rate and the CRC error rate for ScF can further decrease the danger of erroneously determining the proper APC lock state as the APC pseudo lock state.
  • the synchronization controller B 16 is set to avoid the APC pseudo lock releasing action when it receives the APC pseudo lock releasing action stopping command from both of the CRC error rate detector 13 for the FIC data and the error rate detector 14 for the bit error signals
  • the synchronization controller may be set to avoid the APC pseudo lock releasing action when the APC pseudo lock releasing action stopping command is received from either the detector 13 or the detector 14.
  • the synchronization controller B 16 is set to avoid the APC pseudo lock releasing action when it receives the APC pseudo lock releasing action stopping command from both of the error rate detector 14 for the bit error signals and the CRC error rate detector for ScF 15, the synchronization controller may be set to avoid the APC pseudo lock releasing action when the APC pseudo lock releasing action stopping command is received from either the detector 14 or the detector 15.
  • the synchronization controller B 16 is set to avoid the APC pseudo lock releasing action when it receives the APC pseudo lock releasing action stopping command from both of the CRC error rate detector 13 for the FIC data and the CRC error rate detector for ScF 15, the synchronization controller may be set to avoid the APC pseudo lock releasing action when the APC pseudo lock releasing action stopping command is received from either the detector 13 or the detector 15.
  • the synchronization controller C 17 is set to avoid the APC pseudo lock releasing action when it receives the APC pseudo lock releasing action stopping command from three of the CRC error rate detector 13 for the FIC data, the error rate detector 14 for the bit error signals and the CRC error rate detector for ScF 15, the synchronization controller may be set to avoid the APC pseudo lock releasing action when the APC pseudo lock releasing action stopping command is received from at least one of the detector 13, the detector 14 and the detector 15.

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Quality & Reliability (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
US08/785,506 1996-01-30 1997-01-17 Digital sound broadcasting receiver and automatic phase controlling method therefor Expired - Fee Related US5867503A (en)

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
JP1422296 1996-01-30
JP8-014222 1996-01-30
JP8149296 1996-04-03
JP8-081492 1996-04-03
JP8-295010 1996-11-07
JP29501096 1996-11-07

Publications (1)

Publication Number Publication Date
US5867503A true US5867503A (en) 1999-02-02

Family

ID=27280572

Family Applications (1)

Application Number Title Priority Date Filing Date
US08/785,506 Expired - Fee Related US5867503A (en) 1996-01-30 1997-01-17 Digital sound broadcasting receiver and automatic phase controlling method therefor

Country Status (3)

Country Link
US (1) US5867503A (de)
DE (1) DE19703714C2 (de)
GB (1) GB2309870B (de)

Cited By (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6240388B1 (en) * 1996-07-09 2001-05-29 Hiroyuki Fukuchi Audio data decoding device and audio data coding/decoding system
US20070076584A1 (en) * 2005-10-05 2007-04-05 Kim Jin P Method of processing traffic information and digital broadcast system
US20070087684A1 (en) * 2005-10-18 2007-04-19 Samsung Electronics Co., Ltd. Method and apparatus for displaying receptibility of broadcasting service
US20070183548A1 (en) * 2006-02-09 2007-08-09 Fujitsu Limited Synchronizing apparatus and synchronizing method
US20070230580A1 (en) * 2006-02-10 2007-10-04 Lg Electronics Inc. Channel equalizer and method of processing broadcast signal in dtv receiving system
WO2007126196A1 (en) * 2006-04-29 2007-11-08 Lg Electronics Inc. Digital broadcasting system and method of processing data
WO2007126195A1 (en) * 2006-04-29 2007-11-08 Lg Electronics Inc. Digital broadcasting system and method of transmitting/receiving data
WO2007136165A1 (en) * 2006-05-23 2007-11-29 Lg Electronics Inc. Digital broadcasting system and method of processing data
US20070274401A1 (en) * 2006-05-23 2007-11-29 Lg Electronics Inc. Digital television transmitting system and receiving system and method of processing broadcast data
US20080089407A1 (en) * 2006-10-12 2008-04-17 Lg Electronics Inc. Digital television transmitting system and receiving system and method of processing broadcasting data
US20080240293A1 (en) * 2007-03-30 2008-10-02 Lg Electronics Inc. Digital broadcasting system and method of processing data
US20080239161A1 (en) * 2007-03-26 2008-10-02 Lg Electronics Inc. Dtv receiving system and method of processing dtv signal
US20090019494A1 (en) * 2007-04-12 2009-01-15 Lg Electronics Inc. Method of controlling and apparatus of receiving mobile service data
US20090037792A1 (en) * 2007-07-04 2009-02-05 Lg Electronics Inc. Digital broadcasting system and method of processing data
US20090040997A1 (en) * 2007-07-02 2009-02-12 Lg Electronics Inc. Broadcasting receiver and broadcast signal processing method
US20090046815A1 (en) * 2007-07-02 2009-02-19 Lg Electronics Inc. Broadcasting receiver and broadcast signal processing method
US20090125940A1 (en) * 2007-04-06 2009-05-14 Lg Electronics Inc. Method for controlling electronic program information and apparatus for receiving the electronic program information
US20090129504A1 (en) * 2007-08-24 2009-05-21 Lg Electronics Inc. Digital broadcasting system and method of processing data in digital broadcasting system
WO2009155256A1 (en) * 2008-06-18 2009-12-23 Advanced Micro Devices, Inc. Mobile digital television demodulation circuit and method
US7646828B2 (en) 2007-08-24 2010-01-12 Lg Electronics, Inc. Digital broadcasting system and method of processing data in digital broadcasting system
US20100050047A1 (en) * 2007-08-24 2010-02-25 Lg Electronics Inc. Digital broadcasting system and method of processing data in the digital broadcasting system
US20100241931A1 (en) * 2007-07-28 2010-09-23 In Hwan Choi Digital broadcasting system and method of processing data in digital broadcasting system
US20100257435A1 (en) * 2005-10-05 2010-10-07 Jin Pil Kim Method of processing traffic information and digital broadcast system
US7881408B2 (en) 2007-03-26 2011-02-01 Lg Electronics Inc. Digital broadcasting system and method of processing data
US20110075725A1 (en) * 2007-08-24 2011-03-31 Jae Hyung Song Digital broadcasting system and method of processing data in digital broadcasting system
US7953157B2 (en) 2007-06-26 2011-05-31 Lg Electronics Inc. Digital broadcasting system and data processing method
US8135038B2 (en) 2007-06-26 2012-03-13 Lg Electronics Inc. Digital broadcast system for transmitting/receiving digital broadcast data, and data processing method for use in the same
US8433973B2 (en) 2007-07-04 2013-04-30 Lg Electronics Inc. Digital broadcasting system and method of processing data
US20150171995A1 (en) * 2009-09-21 2015-06-18 Lg Electronics Inc. Method and apparatus of processing digital broadcasting signal in transmitter and receiver
US10574393B1 (en) * 2018-03-23 2020-02-25 Nxp Usa, Inc. Phase-based cyclic redundancy check verification for wireless communication

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2325128B (en) * 1997-05-02 2002-06-19 Lsi Logic Corp Demodulating digital video broadcast signals
DE19933535A1 (de) * 1999-07-16 2001-01-25 Polytrax Inf Technology Ag Synchronisationsverfahren zur Datenübertragung

Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4423390A (en) * 1981-01-09 1983-12-27 Harris Corporation Side lock avoidance network for PSK demodulator
EP0243589A2 (de) * 1986-02-20 1987-11-04 Fujitsu Limited Radio-Empfänger mit einem Trägerrückgewinnungskontrollsystem
US4713630A (en) * 1986-07-29 1987-12-15 Communications Satellite Corporation BPSK Costas-type PLL circuit having false lock prevention
US4788696A (en) * 1986-06-18 1988-11-29 Fujitsu Limited Decision timing control circuit
EP0309306A1 (de) * 1987-09-18 1989-03-29 Alcatel Telspace Verfahren zur Detektion eines Phasenfehlers zwischen Referenzsignal und zu demodulierendem Signal bei kohärenter digitaler Demodulation und Vorrichtung zur Durchführung des Verfahrens
US5228025A (en) * 1990-02-06 1993-07-13 Centre National D'etudes Des Telecommunications Method for the broadcasting of digital data, notably for radio broadcasting at a high bit-rate towards mobile receivers, with time-frequency interlacing and assistance in the acquisition of automatic frequency control, and corresponding receiver
US5309443A (en) * 1992-06-04 1994-05-03 Motorola, Inc. Dynamic muting method for ADPCM coded speech
US5455536A (en) * 1993-01-13 1995-10-03 Nec Corporation Demodulator circuit and demodulating method employing bit error rate monitor
US5490176A (en) * 1991-10-21 1996-02-06 Societe Anonyme Dite: Alcatel Telspace Detecting false-locking and coherent digital demodulation using the same
GB2296396A (en) * 1994-12-02 1996-06-26 Pmc Sierra Inc Clock pulse generation and recovery using a phase locked loop

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01196946A (ja) * 1988-02-01 1989-08-08 Toshiba Corp 周波数制御装置
JPH0748750B2 (ja) * 1988-11-15 1995-05-24 日本電気株式会社 同期復調装置
IT1243086B (it) * 1990-09-28 1994-05-23 Sits Soc It Telecom Siemens Dispositivo per il controllo automatico di frequenza in demodulatori coerenti, per sistemi di modulazione m-qam
FR2693861A1 (fr) * 1992-07-16 1994-01-21 Philips Electronique Lab Récepteur de signaux à répartition multiplexée de fréquences orthogonales muni d'un dispositif de synchronisation de fréquences.
JP2932861B2 (ja) * 1992-10-13 1999-08-09 日本電気株式会社 位相同期検出回路
JP3148043B2 (ja) * 1993-05-06 2001-03-19 富士通株式会社 復調装置

Patent Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4423390A (en) * 1981-01-09 1983-12-27 Harris Corporation Side lock avoidance network for PSK demodulator
EP0243589A2 (de) * 1986-02-20 1987-11-04 Fujitsu Limited Radio-Empfänger mit einem Trägerrückgewinnungskontrollsystem
US4788696A (en) * 1986-06-18 1988-11-29 Fujitsu Limited Decision timing control circuit
US4713630A (en) * 1986-07-29 1987-12-15 Communications Satellite Corporation BPSK Costas-type PLL circuit having false lock prevention
EP0309306A1 (de) * 1987-09-18 1989-03-29 Alcatel Telspace Verfahren zur Detektion eines Phasenfehlers zwischen Referenzsignal und zu demodulierendem Signal bei kohärenter digitaler Demodulation und Vorrichtung zur Durchführung des Verfahrens
US5228025A (en) * 1990-02-06 1993-07-13 Centre National D'etudes Des Telecommunications Method for the broadcasting of digital data, notably for radio broadcasting at a high bit-rate towards mobile receivers, with time-frequency interlacing and assistance in the acquisition of automatic frequency control, and corresponding receiver
US5490176A (en) * 1991-10-21 1996-02-06 Societe Anonyme Dite: Alcatel Telspace Detecting false-locking and coherent digital demodulation using the same
US5309443A (en) * 1992-06-04 1994-05-03 Motorola, Inc. Dynamic muting method for ADPCM coded speech
US5455536A (en) * 1993-01-13 1995-10-03 Nec Corporation Demodulator circuit and demodulating method employing bit error rate monitor
GB2296396A (en) * 1994-12-02 1996-06-26 Pmc Sierra Inc Clock pulse generation and recovery using a phase locked loop

Cited By (146)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6240388B1 (en) * 1996-07-09 2001-05-29 Hiroyuki Fukuchi Audio data decoding device and audio data coding/decoding system
US8473807B2 (en) 2005-10-05 2013-06-25 Lg Electronics Inc. Method of processing traffic information and digital broadcast system
US8018977B2 (en) 2005-10-05 2011-09-13 Lg Electronics Inc. Method of processing traffic information and digital broadcast system
US8018978B2 (en) 2005-10-05 2011-09-13 Lg Electronics Inc. Method of processing traffic information and digital broadcast system
US8542709B2 (en) 2005-10-05 2013-09-24 Lg Electronics Inc. Method of processing traffic information and digital broadcast system
US8098694B2 (en) 2005-10-05 2012-01-17 Lg Electronics Inc. Method of processing traffic information and digital broadcast system
US20070076584A1 (en) * 2005-10-05 2007-04-05 Kim Jin P Method of processing traffic information and digital broadcast system
USRE49757E1 (en) 2005-10-05 2023-12-12 Lg Electronics Inc. Method of processing traffic information and digital broadcast system
USRE48627E1 (en) 2005-10-05 2021-07-06 Lg Electronics Inc. Method of processing traffic information and digital broadcast system
US20100325518A1 (en) * 2005-10-05 2010-12-23 Jin Pil Kim Method of processing traffic information and digital broadcast system
US7840868B2 (en) 2005-10-05 2010-11-23 Lg Electronics Inc. Method of processing traffic information and digital broadcast system
USRE47294E1 (en) 2005-10-05 2019-03-12 Lg Electronics Inc. Method of processing traffic information and digital broadcast system
US8018976B2 (en) 2005-10-05 2011-09-13 Lg Electronics Inc. Method of processing traffic information and digital broadcast system
USRE46891E1 (en) 2005-10-05 2018-06-12 Lg Electronics Inc. Method of processing traffic information and digital broadcast system
US20100257435A1 (en) * 2005-10-05 2010-10-07 Jin Pil Kim Method of processing traffic information and digital broadcast system
US7804860B2 (en) 2005-10-05 2010-09-28 Lg Electronics Inc. Method of processing traffic information and digital broadcast system
US20100232456A1 (en) * 2005-10-05 2010-09-16 Jin Pil Kim Method of processing traffic information and digital broadcast system
US20100232341A1 (en) * 2005-10-05 2010-09-16 Jin Pil Kim Method of processing traffic information and digital broadcast system
US20100229213A1 (en) * 2005-10-05 2010-09-09 Jin Pil Kim Method of processing traffic information and digital broadcast system
US20070087684A1 (en) * 2005-10-18 2007-04-19 Samsung Electronics Co., Ltd. Method and apparatus for displaying receptibility of broadcasting service
US20070183548A1 (en) * 2006-02-09 2007-08-09 Fujitsu Limited Synchronizing apparatus and synchronizing method
US7724859B2 (en) * 2006-02-09 2010-05-25 Fujitsu Microelectronics Limited Synchronizing apparatus and synchronizing method
US10277255B2 (en) 2006-02-10 2019-04-30 Lg Electronics Inc. Channel equalizer and method of processing broadcast signal in DTV receiving system
US20070230580A1 (en) * 2006-02-10 2007-10-04 Lg Electronics Inc. Channel equalizer and method of processing broadcast signal in dtv receiving system
US8054891B2 (en) 2006-02-10 2011-11-08 Lg Electronics Inc. Channel equalizer and method of processing broadcast signal in DTV receiving system
US20110078535A1 (en) * 2006-02-10 2011-03-31 Byoung Gill Kim Channel equalizer and method of processing broadcast signal in dtv receiving system
US7876835B2 (en) 2006-02-10 2011-01-25 Lg Electronics Inc. Channel equalizer and method of processing broadcast signal in DTV receiving system
US9185413B2 (en) 2006-02-10 2015-11-10 Lg Electronics Inc. Channel equalizer and method of processing broadcast signal in DTV receiving system
US8204137B2 (en) 2006-02-10 2012-06-19 Lg Electronics Inc. Channel equalizer and method of processing broadcast signal in DTV receiving system
US8355451B2 (en) 2006-02-10 2013-01-15 Lg Electronics Inc. Channel equalizer and method of processing broadcast signal in DTV receiving system
US8526508B2 (en) 2006-02-10 2013-09-03 Lg Electronics Inc. Channel equalizer and method of processing broadcast signal in DTV receiving system
US8689086B2 (en) 2006-04-29 2014-04-01 Lg Electronics Inc. DTV transmitting system and method of processing broadcast data
US8627185B2 (en) 2006-04-29 2014-01-07 Lg Electronics Inc. DTV transmitting system and receiving system and method of processing broadcast signal
US9178536B2 (en) 2006-04-29 2015-11-03 Lg Electronics Inc. DTV transmitting system and method of processing broadcast data
US9425827B2 (en) 2006-04-29 2016-08-23 Lg Electronics Inc. DTV transmitting system and method of processing broadcast data
US9680506B2 (en) 2006-04-29 2017-06-13 Lg Electronics Inc. DTV transmitting system and method of processing broadcast data
US20070286291A1 (en) * 2006-04-29 2007-12-13 Lg Electronics Inc. Dtv transmitting system and receiving system and method of processing broadcast signal
US8429504B2 (en) 2006-04-29 2013-04-23 Lg Electronics Inc. DTV transmitting system and method of processing broadcast data
US8984381B2 (en) 2006-04-29 2015-03-17 LG Electronics Inc. LLP DTV transmitting system and method of processing broadcast data
US7739581B2 (en) 2006-04-29 2010-06-15 Lg Electronics, Inc. DTV transmitting system and method of processing broadcast data
WO2007126195A1 (en) * 2006-04-29 2007-11-08 Lg Electronics Inc. Digital broadcasting system and method of transmitting/receiving data
WO2007126196A1 (en) * 2006-04-29 2007-11-08 Lg Electronics Inc. Digital broadcasting system and method of processing data
US9258581B2 (en) 2006-04-29 2016-02-09 Lg Electronics Inc. DTV transmitting system and receiving system and method of processing broadcast signal
US8059723B2 (en) 2006-04-29 2011-11-15 Lg Electronics Inc. DTV transmitting system and receiving system and method of processing broadcast signal
US20080134007A1 (en) * 2006-04-29 2008-06-05 Lg Electronics Inc. Dtv transmitting system and method of processing broadcast data
US8966349B2 (en) 2006-04-29 2015-02-24 Lg Electronics Inc. DTV transmitting system and receiving system and method of processing broadcast signal
US9924208B2 (en) 2006-04-29 2018-03-20 Lg Electronics Inc. DTV transmitting system and receiving system and method of processing broadcast signal
US8171369B2 (en) 2006-05-23 2012-05-01 Lg Electronics Inc. DTV transmitting system and receiving system and method of processing broadcast data
USRE45783E1 (en) 2006-05-23 2015-10-27 Lg Electronics Inc. DTV transmitting system and receiving system and method of processing broadcast data
WO2007136165A1 (en) * 2006-05-23 2007-11-29 Lg Electronics Inc. Digital broadcasting system and method of processing data
US20070274401A1 (en) * 2006-05-23 2007-11-29 Lg Electronics Inc. Digital television transmitting system and receiving system and method of processing broadcast data
US8103932B2 (en) 2006-05-23 2012-01-24 Lg Electronics Inc. DTV transmitting system and receiving system and method of processing broadcast data
US7904785B2 (en) 2006-05-23 2011-03-08 Lg Electronics, Inc. DTV transmitting system and receiving system and method of processing broadcast data
US20080031349A1 (en) * 2006-05-23 2008-02-07 Lg Electronics Inc. Dtv transmitting system and receiving system and method of processing broadcast data
US8804817B2 (en) 2006-05-23 2014-08-12 Lg Electronics Inc. Digital television transmitting system and receiving system and method of processing broadcast data
US20110110419A1 (en) * 2006-05-23 2011-05-12 Hyoung Gon Lee Dtv transmitting system and receiving system and method of processing broadcast data
US8020066B2 (en) 2006-05-23 2011-09-13 Lg Electronics, Inc. DTV transmitting system and receiving system and method of processing broadcast data
USRE45782E1 (en) 2006-05-23 2015-10-27 Lg Electronics Inc. DTV transmitting system and receiving system and method of processing broadcast data
US9564989B2 (en) 2006-05-23 2017-02-07 Lg Electronics Inc. Digital television transmitting system and receiving system and method of processing broadcast data
US8351497B2 (en) 2006-05-23 2013-01-08 Lg Electronics Inc. Digital television transmitting system and receiving system and method of processing broadcast data
US10057009B2 (en) 2006-05-23 2018-08-21 Lg Electronics Inc. Digital television transmitting system and receiving system and method of processing broadcast data
US9392281B2 (en) 2006-10-12 2016-07-12 Lg Electronics Inc. Digital television transmitting system and receiving system and method of processing broadcasting data
US9831986B2 (en) 2006-10-12 2017-11-28 Lg Electronics Inc. Digital television transmitting system and receiving system and method of processing broadcasting data
US7873104B2 (en) 2006-10-12 2011-01-18 Lg Electronics Inc. Digital television transmitting system and receiving system and method of processing broadcasting data
US20080089407A1 (en) * 2006-10-12 2008-04-17 Lg Electronics Inc. Digital television transmitting system and receiving system and method of processing broadcasting data
US10454616B2 (en) 2006-10-12 2019-10-22 Lg Electronics Inc. Digital television transmitting system and receiving system and method of processing broadcasting data
US8611731B2 (en) 2006-10-12 2013-12-17 Lg Electronics Inc. Digital television transmitting system and receiving system and method of processing broadcast data
US7940855B2 (en) 2007-03-26 2011-05-10 Lg Electronics Inc. DTV receiving system and method of processing DTV signal
US9912354B2 (en) 2007-03-26 2018-03-06 Lg Electronics Inc. Digital broadcasting system and method of processing data
US9924206B2 (en) 2007-03-26 2018-03-20 Lg Electronics Inc. DTV receiving system and method of processing DTV signal
US9736508B2 (en) 2007-03-26 2017-08-15 Lg Electronics Inc. DTV receiving system and method of processing DTV signal
US7881408B2 (en) 2007-03-26 2011-02-01 Lg Electronics Inc. Digital broadcasting system and method of processing data
US20080239161A1 (en) * 2007-03-26 2008-10-02 Lg Electronics Inc. Dtv receiving system and method of processing dtv signal
US8068561B2 (en) 2007-03-26 2011-11-29 Lg Electronics Inc. DTV receiving system and method of processing DTV signal
US20110075766A1 (en) * 2007-03-26 2011-03-31 Jong Moon Kim Digital broadcasting system and method of processing data
US8218675B2 (en) 2007-03-26 2012-07-10 Lg Electronics Inc. Digital broadcasting system and method of processing
US8223884B2 (en) 2007-03-26 2012-07-17 Lg Electronics Inc. DTV transmitting system and method of processing DTV signal
US9198005B2 (en) 2007-03-26 2015-11-24 Lg Electronics Inc. Digital broadcasting system and method of processing data
US10070160B2 (en) 2007-03-26 2018-09-04 Lg Electronics Inc. DTV receiving system and method of processing DTV signal
US8023047B2 (en) 2007-03-26 2011-09-20 Lg Electronics Inc. Digital broadcasting system and method of processing data
US8488717B2 (en) 2007-03-26 2013-07-16 Lg Electronics Inc. Digital broadcasting system and method of processing data
US10244274B2 (en) 2007-03-26 2019-03-26 Lg Electronics Inc. DTV receiving system and method of processing DTV signal
US8731100B2 (en) 2007-03-26 2014-05-20 Lg Electronics Inc. DTV receiving system and method of processing DTV signal
US20110170015A1 (en) * 2007-03-26 2011-07-14 Jong Moon Kim Dtv receiving system and method of processing dtv signal
US9521441B2 (en) 2007-03-30 2016-12-13 Lg Electronics Inc. Digital broadcasting system and method of processing data
US8213544B2 (en) 2007-03-30 2012-07-03 Lg Electronics Inc. Digital broadcasting system and method of processing data
US7822134B2 (en) 2007-03-30 2010-10-26 Lg Electronics, Inc. Digital broadcasting system and method of processing data
US20110007223A1 (en) * 2007-03-30 2011-01-13 Byoung Gill Kim Digital broadcasting system and method of processing data
US8532222B2 (en) 2007-03-30 2013-09-10 Lg Electronics Inc. Digital broadcasting system and method of processing data
US20080240293A1 (en) * 2007-03-30 2008-10-02 Lg Electronics Inc. Digital broadcasting system and method of processing data
US8276177B2 (en) 2007-04-06 2012-09-25 Lg Electronics Inc. Method for controlling electronic program information and apparatus for receiving the electronic program information
US20090125940A1 (en) * 2007-04-06 2009-05-14 Lg Electronics Inc. Method for controlling electronic program information and apparatus for receiving the electronic program information
US8561119B2 (en) 2007-04-12 2013-10-15 Lg Electronics Inc. Method of controlling and apparatus of receiving mobile service data
US8112777B2 (en) * 2007-04-12 2012-02-07 Lg Electronics Inc. Method of controlling and apparatus of receiving mobile service data
US20090019494A1 (en) * 2007-04-12 2009-01-15 Lg Electronics Inc. Method of controlling and apparatus of receiving mobile service data
US7953157B2 (en) 2007-06-26 2011-05-31 Lg Electronics Inc. Digital broadcasting system and data processing method
US10097312B2 (en) 2007-06-26 2018-10-09 Lg Electronics Inc. Digital broadcast system for transmitting/receiving digital broadcast data, and data processing method for use in the same
US8670463B2 (en) 2007-06-26 2014-03-11 Lg Electronics Inc. Digital broadcast system for transmitting/receiving digital broadcast data, and data processing method for use in the same
US20110164561A1 (en) * 2007-06-26 2011-07-07 Lg Electronics Inc. Digital broadcasting system and data processing method
US9490936B2 (en) 2007-06-26 2016-11-08 Lg Electronics Inc. Digital broadcast system for transmitting/receiving digital broadcast data, and data processing method for use in the same
US8135038B2 (en) 2007-06-26 2012-03-13 Lg Electronics Inc. Digital broadcast system for transmitting/receiving digital broadcast data, and data processing method for use in the same
USRE46728E1 (en) 2007-06-26 2018-02-20 Lg Electronics Inc. Digital broadcasting system and data processing method
US9860016B2 (en) 2007-06-26 2018-01-02 Lg Electronics Inc. Digital broadcast system for transmitting/receiving digital broadcast data, and data processing method for use in the same
US8135034B2 (en) 2007-06-26 2012-03-13 Lg Electronics Inc. Digital broadcast system for transmitting/receiving digital broadcast data, and data processing method for use in the same
US8374252B2 (en) 2007-06-26 2013-02-12 Lg Electronics Inc. Digital broadcasting system and data processing method
US8982869B2 (en) 2007-07-02 2015-03-17 Lg Electronics Inc. Broadcasting receiver and broadcast signal processing method
US7995511B2 (en) * 2007-07-02 2011-08-09 Lg Electronics Inc. Broadcasting receiver and broadcast signal processing method
US9584258B2 (en) 2007-07-02 2017-02-28 Lg Electronics Inc. Broadcasting receiver and broadcast signal processing method
US10784898B2 (en) 2007-07-02 2020-09-22 Lg Electronics Inc. Broadcasting receiver and broadcast signal processing method
US8014332B2 (en) * 2007-07-02 2011-09-06 Lg Electronics Inc. Broadcasting receiver and broadcast signal processing method
US20090046815A1 (en) * 2007-07-02 2009-02-19 Lg Electronics Inc. Broadcasting receiver and broadcast signal processing method
US10075188B2 (en) 2007-07-02 2018-09-11 Lg Electronics Inc. Broadcasting receiver and broadcast signal processing method
US20090040997A1 (en) * 2007-07-02 2009-02-12 Lg Electronics Inc. Broadcasting receiver and broadcast signal processing method
US20090037792A1 (en) * 2007-07-04 2009-02-05 Lg Electronics Inc. Digital broadcasting system and method of processing data
US20110083056A1 (en) * 2007-07-04 2011-04-07 In Hwan Choi Digital broadcasting system and method of processing data
US7831885B2 (en) 2007-07-04 2010-11-09 Lg Electronics Inc. Digital broadcast receiver and method of processing data in digital broadcast receiver
US9444579B2 (en) 2007-07-04 2016-09-13 Lg Electronics Inc. Broadcast transmitter and method of processing broadcast service data for transmission
US8433973B2 (en) 2007-07-04 2013-04-30 Lg Electronics Inc. Digital broadcasting system and method of processing data
US9184770B2 (en) 2007-07-04 2015-11-10 Lg Electronics Inc. Broadcast transmitter and method of processing broadcast service data for transmission
US8042019B2 (en) 2007-07-04 2011-10-18 Lg Electronics Inc. Broadcast transmitting/receiving system and method of processing broadcast data in a broadcast transmitting/receiving system
US8201050B2 (en) 2007-07-04 2012-06-12 Lg Electronics Inc. Broadcast transmitting system and method of processing broadcast data in the broadcast transmitting system
US9094159B2 (en) 2007-07-04 2015-07-28 Lg Electronics Inc. Broadcasting transmitting system and method of processing broadcast data in the broadcast transmitting system
US9660764B2 (en) 2007-07-04 2017-05-23 Lg Electronics Inc. Broadcast transmitter and method of processing broadcast service data for transmission
US8954829B2 (en) 2007-07-04 2015-02-10 Lg Electronics Inc. Digital broadcasting system and method of processing data
US8370728B2 (en) 2007-07-28 2013-02-05 Lg Electronics Inc. Digital broadcasting system and method of processing data in digital broadcasting system
US20100241931A1 (en) * 2007-07-28 2010-09-23 In Hwan Choi Digital broadcasting system and method of processing data in digital broadcasting system
US20100050047A1 (en) * 2007-08-24 2010-02-25 Lg Electronics Inc. Digital broadcasting system and method of processing data in the digital broadcasting system
US8165244B2 (en) 2007-08-24 2012-04-24 Lg Electronics Inc. Digital broadcasting system and method of processing data in digital broadcasting system
US7965778B2 (en) 2007-08-24 2011-06-21 Lg Electronics Inc. Digital broadcasting system and method of processing data in digital broadcasting system
US8391404B2 (en) 2007-08-24 2013-03-05 Lg Electronics Inc. Digital broadcasting system and method of processing data in digital broadcasting system
US8370707B2 (en) 2007-08-24 2013-02-05 Lg Electronics Inc. Digital broadcasting system and method of processing data in the digital broadcasting system
US8099654B2 (en) 2007-08-24 2012-01-17 Lg Electronics Inc. Digital broadcasting system and method of processing data in the digital broadcasting system
US20090129504A1 (en) * 2007-08-24 2009-05-21 Lg Electronics Inc. Digital broadcasting system and method of processing data in digital broadcasting system
US20110075725A1 (en) * 2007-08-24 2011-03-31 Jae Hyung Song Digital broadcasting system and method of processing data in digital broadcasting system
US8335280B2 (en) 2007-08-24 2012-12-18 Lg Electronics Inc. Digital broadcasting system and method of processing data in digital broadcasting system
US9755849B2 (en) 2007-08-24 2017-09-05 Lg Electronics Inc. Digital broadcasting system and method of processing data in digital broadcasting system
US7646828B2 (en) 2007-08-24 2010-01-12 Lg Electronics, Inc. Digital broadcasting system and method of processing data in digital broadcasting system
USRE47183E1 (en) 2007-08-24 2018-12-25 Lg Electronics Inc. Digital broadcasting system and method of processing data in digital broadcasting system
US9369154B2 (en) 2007-08-24 2016-06-14 Lg Electronics Inc. Digital broadcasting system and method of processing data in digital broadcasting system
US8964856B2 (en) 2007-08-24 2015-02-24 Lg Electronics Inc. Digital broadcasting system and method of processing data in digital broadcasting system
US8005167B2 (en) 2007-08-24 2011-08-23 Lg Electronics Inc. Digital broadcasting system and method of processing data in digital broadcasting system
US20090316053A1 (en) * 2008-06-18 2009-12-24 Advanced Micro Devices, Inc. Mobile digital television demodulation circuit and method
WO2009155256A1 (en) * 2008-06-18 2009-12-23 Advanced Micro Devices, Inc. Mobile digital television demodulation circuit and method
US20150171995A1 (en) * 2009-09-21 2015-06-18 Lg Electronics Inc. Method and apparatus of processing digital broadcasting signal in transmitter and receiver
US9444578B2 (en) * 2009-09-21 2016-09-13 Lg Electronics Inc. Method and apparatus of processing digital broadcasting signal in transmitter and receiver
US10574393B1 (en) * 2018-03-23 2020-02-25 Nxp Usa, Inc. Phase-based cyclic redundancy check verification for wireless communication

Also Published As

Publication number Publication date
GB2309870B (en) 2000-04-26
GB2309870A (en) 1997-08-06
GB9701458D0 (en) 1997-03-12
DE19703714C2 (de) 2003-11-27
DE19703714A1 (de) 1997-07-31

Similar Documents

Publication Publication Date Title
US5867503A (en) Digital sound broadcasting receiver and automatic phase controlling method therefor
JP3549361B2 (ja) ディジタル音声放送受信機
RU2248672C2 (ru) Способ смешивания звуковых сигналов, передатчик и приемник для цифрового звукового ам- и чм-вещания в полосе частот канала
RU2248673C2 (ru) Способ и устройство для определения режима передачи и синхронизации сигнала цифрового аудиовещания
Taura et al. A digital audio broadcasting (DAB) receiver
US6987752B1 (en) Method and apparatus for frequency offset estimation and interleaver synchronization using periodic signature sequences
US6549589B1 (en) Digital audio broadcasting receiver
JP4442238B2 (ja) 受信装置
JP3646010B2 (ja) デジタル衛星放送受信機
JPH01177721A (ja) ラジオデータ受信機における受信周波数選択方法
JP2006174218A (ja) Ｏｆｄｍ受信装置およびｏｆｄｍ受信方法
CA2265259C (en) Digital broadcast receiver
EP0944213B1 (de) Empfänger für digitalen Rundfunk
EP0944193B1 (de) Empfänger für den Empfang von digitalen Rundfunkprogrammen
JP2002026756A (ja) 放送受信装置
EP0868019B1 (de) FM-Multiplex-Rundunkempfänger
JPH10190643A (ja) ディジタル音声放送受信機およびその自動位相制御方法
JP3661084B2 (ja) ディジタル放送受信装置
JPH09224015A (ja) ディジタル放送受信機
JP4363828B2 (ja) 中継放送波切替装置
EP0946010A2 (de) Empfänger für den Empfang von digitalen Rundfunkprogrammen
EP0701341A2 (de) Verfahren für die Senderauswahl in einem Sendernetz und Verwendung eines solchen Verfahrens in einem Radiodatenempfänger
JPH01200826A (ja) 受信機
JPH1155168A (ja) 受信機のアンテナ・ダイバーシティ方法
JPH01200828A (ja) Ｒｄｓ受信機の制御方法

Legal Events

Date Code Title Description
AS Assignment

Owner name: MITSUBISHI DENKI KABUSHIKI KAISHA, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:OHSUGA, YOSHIHARU;TSUJISHITA, MASAHIRO;OHKUBO, TADATOSHI;AND OTHERS;REEL/FRAME:008415/0831;SIGNING DATES FROM 19970106 TO 19970108

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FEPP Fee payment procedure

Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20070202