US5859454A - Nonvolatile memory device - Google Patents
Nonvolatile memory device Download PDFInfo
- Publication number
- US5859454A US5859454A US08/852,022 US85202297A US5859454A US 5859454 A US5859454 A US 5859454A US 85202297 A US85202297 A US 85202297A US 5859454 A US5859454 A US 5859454A
- Authority
- US
- United States
- Prior art keywords
- gate
- erasure
- program
- floating gate
- nonvolatile memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 239000000758 substrate Substances 0.000 claims description 37
- 239000004065 semiconductor Substances 0.000 claims description 35
- 230000005641 tunneling Effects 0.000 claims description 14
- 239000012535 impurity Substances 0.000 claims description 11
- 239000011159 matrix material Substances 0.000 claims description 3
- 239000002800 charge carrier Substances 0.000 abstract description 24
- 230000015654 memory Effects 0.000 description 42
- 238000000034 method Methods 0.000 description 20
- 238000010586 diagram Methods 0.000 description 10
- 238000012795 verification Methods 0.000 description 9
- 238000002347 injection Methods 0.000 description 8
- 239000007924 injection Substances 0.000 description 8
- 239000003990 capacitor Substances 0.000 description 5
- 238000009826 distribution Methods 0.000 description 5
- 230000008901 benefit Effects 0.000 description 4
- 239000002784 hot electron Substances 0.000 description 4
- 238000005468 ion implantation Methods 0.000 description 3
- 230000007246 mechanism Effects 0.000 description 3
- 238000012544 monitoring process Methods 0.000 description 3
- 230000015556 catabolic process Effects 0.000 description 2
- 230000008878 coupling Effects 0.000 description 2
- 238000010168 coupling process Methods 0.000 description 2
- 238000005859 coupling reaction Methods 0.000 description 2
- 238000006731 degradation reaction Methods 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 238000002955 isolation Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000000903 blocking effect Effects 0.000 description 1
- 239000013256 coordination polymer Substances 0.000 description 1
- 238000012217 deletion Methods 0.000 description 1
- 230000037430 deletion Effects 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 239000000284 extract Substances 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 150000004767 nitrides Chemical group 0.000 description 1
- 238000005457 optimization Methods 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 230000003252 repetitive effect Effects 0.000 description 1
- 238000012827 research and development Methods 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
- G11C16/3436—Arrangements for verifying correct programming or erasure
- G11C16/3468—Prevention of overerasure or overprogramming, e.g. by verifying whilst erasing or writing
- G11C16/3481—Circuits or methods to verify correct programming of nonvolatile memory cells whilst programming is in progress, e.g. by detecting onset or cessation of current flow in cells and using the detector output to terminate programming
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
- G11C11/5621—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using charge storage in a floating gate
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
- G11C11/5621—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using charge storage in a floating gate
- G11C11/5628—Programming or writing circuits; Data input circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
- G11C11/5621—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using charge storage in a floating gate
- G11C11/5628—Programming or writing circuits; Data input circuits
- G11C11/5635—Erasing circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
- G11C16/0408—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors
- G11C16/0416—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors comprising cells containing a single floating gate transistor and no select transistor, e.g. UV EPROM
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
- G11C16/3436—Arrangements for verifying correct programming or erasure
- G11C16/3468—Prevention of overerasure or overprogramming, e.g. by verifying whilst erasing or writing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42324—Gate electrodes for transistors with a floating gate
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2211/00—Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C2211/56—Indexing scheme relating to G11C11/56 and sub-groups for features not covered by these groups
- G11C2211/561—Multilevel memory cell aspects
- G11C2211/5611—Multilevel memory cell with more than one control gate
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2211/00—Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C2211/56—Indexing scheme relating to G11C11/56 and sub-groups for features not covered by these groups
- G11C2211/562—Multilevel memory programming aspects
- G11C2211/5621—Multilevel programming verification
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2211/00—Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C2211/56—Indexing scheme relating to G11C11/56 and sub-groups for features not covered by these groups
- G11C2211/562—Multilevel memory programming aspects
- G11C2211/5624—Concurrent multilevel programming and programming verification
Definitions
- the present invention relates to a semiconductor device, and more particularly to a nonvolatile memory device.
- the present invention is suitable for a wide scope of applications, it is particularly suitable for reducing a cell size.
- Nonvolatile memory devices such as flash EEPROMs and flash memory cards, are one of the most active areas in research and development throughout the semiconductor industry.
- nonvolatile semiconductor memory devices such as EEPROM and flash EEPROM
- EEPROM and flash EEPROM as mass storage media
- one of the serious drawbacks is a high cost-per-bit of the memories.
- low power consumption is required to be used in nonvolatile memory chips.
- a multibit-per-cell has been studied to lower the cost-per-bit in the nonvolatile memory device.
- the data density of a conventional nonvolatile memory lies in a one to one fashion to the number of memory cells.
- a multibit cell since a multibit cell stores two-bit data or more in one memory cell, it enhances the density of data on the same chip area without increasing size of the memory cell.
- the most critical problem is that the respective threshold voltage levels have a statistical distribution.
- a typical distribution value is about 0.5V.
- a series of voltage pulses are applied to the cells in order to program the nonvolatile memory cell at intended threshold levels.
- a reading operation is performed between the respective programming voltage pulses.
- FIG. 1A illustrates a symbol and circuit diagram of a nonvolatile memory, proposed by Cernea.
- the nonvolatile memory cell includes a control gate 1, a floating gate 2, a source 3, a channel area 4, and a drain 5.
- FIG. 1B An auto-verification of a programmed condition with same time programming can compensate for the disadvantage of the repetition of the program verification to some extent.
- R. Cernea suggests using neither a separate program gate for programming operation nor a structure having separated paths for programming and sensing (or verifying) current.
- the threshold level cannot be adjusted by a voltage applied to the control gate of the memory cell. Therefore, separate optimization of the operations for programming and sensing is not feasible. Since the programming current and the monitoring current are not separated from each other, it is hard to directly control the threshold voltage of cell.
- U.S. Pat. No. 5,043,940 issued on Aug. 27, 1991, discloses a method of executing a multi-level programming where voltages applied to each terminal of the memory cell are fixed while reference currents for respective levels are varied.
- the relation between the reference currents for detection and the cell threshold voltages is neither explicit nor linear.
- the aforementioned prior art such as a current controlled type programming method still has a disadvantage in that a direct and effective multi-level control is not easy.
- Cell structures of EEPROM and flash EEPROM can be classified into two kinds depending upon the position of a floating gate on a channel region.
- One is a simple stacked gate structure in which the floating gate fully covers the channel region and the other is a split-channel structure in which the floating gate covers only a portion of the channel region between source and drain.
- the channel region without the floating gate is called a select transistor.
- the select transistor and the floating gate transistor are included in a memory cell and connected in series with each other.
- the split-channel type cell is also classified into two types depending upon methods of forming the select transistor; a merged-split-gate and a split-gate-cell.
- a control gate electrode of the floating gate transistor and a gate electrode of the select transistor are integrated into one, whereas the control gate electrode of the floating gate transistor and the gate electrode of the select transistor are separated from each other in the split-gate-cell.
- the select transistor has been introduced to prevent a problem of over-erasure and to make the formation of contactless virtual ground array easily.
- the split-gate-cell makes a hot electron injection from a source side easier.
- FIG. 2A illustrates a diagram of a conventional nonvolatile memory cell of the simple stacked gate type
- FIG. 2B illustrates a diagram of a conventional nonvolatile memory cell of the split channel type
- FIGS. 2A and 2B illustrate structures of conventional nonvolatile memory cells together with erasure and programming processes.
- the simple stacked gate type memory cell includes a control gate 6, a floating gate 7, a source 8, a drain 9, and a channel region 10.
- the split channel type memory cell includes a control gate 13, a floating gate 14, a source 15, a drain 16, a channel region 17, and a gate 18 for erasure.
- each of the conventional cells shown in FIGS. 2A and 2B actually becomes a structure the same as a double polygate structure.
- the split-gate cell employs a drain side hot electron injection mechanism as a programming method
- the split-gate cell employs a source side hot electron injection mechanism as a programming method.
- FN Frelwer-Nordheim tunneling is employed for erasure.
- the split-channel cells using hot electron injection mechanism, need more power consumption in programming than in tunneling.
- hot carrier injection the merged-split-gate cell cannot easily execute two different kinds of ion injection into the drain region, whereas there are problems in optimizing an oxide film thickness between the select transistor and the floating gate transistor as well as preventing degradation of the read current caused by degradation of the oxide film in the split gate cell.
- the electron injection(programming and data writing) has been carried out by hot carrier injection through a gate oxide film adjacent to the channel, and the electron erasure(deletion of data) has been carried out through a third gate, a control gate, or a gate oxide film adjacent to a channel.
- the gate oxide film must be formed with a thickness of 10 nm or below and requires an additional process for forming the high purity gate oxide film.
- ONO Oxide/Nitride/Oxide
- structure is required between the floating gate and the control gate so as not to reduce coupling due to such an erasure method.
- the present invention is directed to a nonvolatile memory device that substantially obviates one or more of the problems due to limitations and disadvantages of the related art.
- One object of the present invention is to provide a nonvolatile memory device including a stacked gate structure having three gates to perform programming and erasure through a gate over a substrate to reduce a cell size.
- Another object of the present invention is to provide a nonvolatile memory device capable of improving reliability of a gate oxide film without tunneling through the gate oxide film.
- Another object of the present invention is to provide a nonvolatile memory device in which a program current path and verification current path during programming are separated from each other to perform an optimal verification regardless of program.
- Further object of the present invention is to provide a nonvolatile memory device in which a program gate and an erasure gate are employed for programming and erasure, respectively. That is, the program gate is employed with a program line parallel to a bit line and the erasure gate is employed with an erasure line parallel to a word line.
- the program gate is employed with a program line parallel to a bit line
- the erasure gate is employed with an erasure line parallel to a word line.
- a nonvolatile memory device includes a floating means for storing charge carrier during programming, a program means for performing programming by injecting charge carrier induced from outside during programming into the floating means, an erasure means for emitting the charge carrier stored in the floating means during erasure to outside, a control means for controlling an amount of the charge carrier provided from the program means to the floating means during programming, and a verification means for verifying the amount of the charge carrier provided from the program gate during programming.
- a nonvolatile memory device in another aspect of the present invention, includes a floating gate for storing a charge carrier during programming, a program gate coupled to the floating gate and performing programming by injecting a charge carrier induced from the outside during programming into the floating gate, an erasure gate coupled to the floating gate and emitting the charge carrier stored in the floating gate to the outside during erasure to outside, a control gate coupled to the floating gate and controlling an amount of the charge carrier provided from the program gate to the floating gate during programming, and a transistor coupled to the floating gate and verifying the amount of the charge carrier provided form the program gate during programming, the transistor including a channel region and source and drain regions.
- a nonvolatile memory device in another aspect of the present invention, includes a first conductive type semiconductor substrate, a floating gate on the semiconductor substrate, a program gate on the semiconductor substrate at a first side of the floating gate, an erasure gate on the semiconductor substrate at a second side of the floating gate, a control gate over the floating gate and second conductive type source and drain regions on the semiconductor substrate at the first and second sides of the floating gate.
- a nonvolatile memory device includes a semiconductor substrate, a plurality of bit line regions on the semiconductor substrate in one direction at predetermined intervals, a plurality of floating gates arranged between the respective bit line regions over the semiconductor substrate in a matrix arrangement, a plurality of erasure lines between the respective floating gates in a direction perpendicular to the bit line regions over the semiconductor substrate, a plurality of word lines between the respective erasure lines over the floating gates, and a plurality of program lines perpendicular to the word lines and between the respective bit line regions.
- FIG. 1A illustrates a circuit diagram of a general nonvolatile memory cell
- FIG. 1B illustrates a graph explaining an auto-verify programming principle of the nonvolatile memory cell of FIG. 1A;
- FIG. 2A illustrates a circuit diagram of a prior art nonvolatile memory cell of a simple stacked gate structure
- FIG. 2B illustrates a circuit diagram of a prior art nonvolatile memory cell of a split-channel structure
- FIG. 3A illustrates a circuit diagram of a nonvolatile memory cell in accordance with the present invention
- FIG. 3B illustrates a circuit diagram showing the nonvolatile memory cell of FIG. 3A in view of functions
- FIG. 4 illustrates a layout of the nonvolatile memory device in accordance with the present invention
- FIG. 5 illustrates a cross-sectional view taken along I-I' line of FIG. 4 in accordance with a first embodiment of the present invention
- FIG. 6 illustrates a cross-sectional view taken along II-II' line of FIG. 4 in accordance with a first embodiment of the present invention
- FIG. 7 illustrates a cross-sectional view taken along III-III' line of FIG. 4 in accordance with a first embodiment of the present invention
- FIG. 8 illustrates a cross-sectional view taken along IV-IV' line of FIG. 4 in accordance with a first embodiment of the present invention
- FIG. 9 illustrates a cross-sectional view taken along II-II' line of FIG. 4 in accordance with a second embodiment of the present invention.
- FIG. 10 illustrates a cross-sectional view taken along II-II' line of FIG. 4 in accordance with a third embodiment of the present invention
- FIG. 11 illustrates a cross-sectional view taken along II-II' line of FIG. 4 in accordance with a fourth embodiment of the present invention.
- FIG. 12 illustrates a cross-sectional view taken along II-II' line of FIG. 4 in accordance with a fifth embodiment of the present invention.
- FIG. 3A illustrates a circuit diagram of a nonvolatile memory cell in accordance with the present invention.
- a nonvolatile memory cell of the present invention includes a floating gate 21 for storing charge carrier during programming, a program gate 22 for performing programming by injecting charge carriers induced from the outside during programming into the floating gate 21, an erasure gate 23 for emitting the charge carrier stored in the floating gate 21 to the outside during erasure, a control gate 24 for controlling an amount of charge carriers provided from the program gate 22 to the floating gate 21 during programming, a transistor TR having the floating gate 21, a channel region 25, a source 26, and a drain 27 for verifying the amount of charge carrier provided from the program gate 22 during programming.
- FIG. 3B illustrates a circuit diagram showing the nonvolatile memory cell of FIG. 3A in view of functions.
- V P represents a voltage of the program gate 22 for programming
- V E a voltage of the erasure gate 23 for erasure
- V F a voltage of the floating gate 21 for storing the charge carriers through the program gate 22 during programming and for providing the charge carriers stored during erasure to the erasure gate
- V C a voltage of the control gate 24 for controlling the amount of charge carriers provided from the program gate 22 to the floating gate 21 for programming
- V S a source voltage of the transistor TR for verifying the amount of charge carrier stored in the floating gate 21, and V P a drain voltage.
- a first capacitor C C is formed between the control gate 24 and the floating gate 21.
- a second capacitor C P capable of tunneling for programming is formed between the program gate 24 and the floating gate 21.
- a third capacitor C E capable of tunneling for erasure is formed between the erasure gate 23 and the floating gate 21.
- a fourth capacitor C S is formed between a source region 26 and the floating gate 21.
- a fifth capacitor C D is formed between a drain region 27 and the floating gate 21.
- FIG. 4 illustrates a layout of the nonvolatile memory device in accordance with the present invention.
- a plurality of bit line regions 31 are formed on a semiconductor substrate(not shown) in one direction at predetermined intervals.
- the respective bit line regions act on an impurity region.
- the bit line regions correspond to source and drain regions 26 and 27 in the memory cell shown in FIG. 3A.
- a plurality of erasure lines 32 perpendicular to the bit lines 31 are formed on the semiconductor substrate at predetermined intervals.
- the erasure lines 32 correspond to the erasure gate 23 in the memory cell shown in FIG. 3A.
- a plurality of floating gates 21 having island shapes are formed between the respective bit lines 31 and between the respective erasure lines 32 in a matrix arrangement.
- a plurality of word lines 33 parallel to the erasure lines 32 are formed between the erasure lines 32 on the semiconductor substrate at predetermined intervals.
- the respective word lines 33 overlap the plurality of floating gates 21 and correspond to the control gate 24 in the memory cell shown in FIG. 3A.
- a plurality of program lines 34 parallel to the bit lines 31 are formed on the semiconductor substrate between the respective bit lines 31.
- the respective program lines 34 overlap the plurality of floating gates 21 and correspond to the program gate 22 in the memory cell shown in FIG. 3A.
- bit lines 31, the floating gates 21, the word lines 33, the erasure lines 32, and the program lines 34 are separated from one another.
- FIG. 5 illustrates a cross-sectional view taken along I-I' line of FIG. 4 in accordance with a first embodiment of the present invention.
- FIG. 6 illustrates a cross-sectional view taken along II-II' line of FIG. 4.
- FIG. 7 illustrates a cross-sectional view taken along III-III' line of FIG. 4.
- FIG. 8 illustrates a cross-sectional view taken along IV-IV' line of FIG. 4.
- the program lines 34, the erasure lines 32, the word lines 33, and the bit lines 31 correspond to the program gate 22, the erasure gate 23, the control gate 24, and the source and drain 26 and 27, respectively.
- the respective lines act on the respective gates without any additional contact region.
- the floating gate 21 is formed on a semiconductor substrate 40 and a gate insulating film 41 is formed between the floating gate 21 and the substrate 40.
- a bit line region 31 having an n-type high impurity region is formed on the semiconductor 40 at both sides of the floating gate 21 by ion implantation.
- the gate insulating film 41 may be thicker than a tunneling insulating film (not shown in FIG. 5).
- a word line 33 is formed over the floating gate 21 and the bit line region 31, and a program line 34 is formed over the word line 33 in the direction perpendicular to the word line 33.
- Dielectric insulating films 41 and 42 are formed between the floating gate 21 and the word line 33.
- the dielectric insulating film 42 may be formed by an oxide film instead of a dielectric layer having a high dielectric constant such as ONO.
- thick insulating films 43 and 44 are formed between the word line 33 and the semiconductor substrate 40 and between the word line 33 and the program line 34.
- a field oxide film 45 is formed at an isolation region of the semiconductor substrate 40 to separate cells from each other and a portion of the floating gate 21 formed on an active region may be over the field oxide film 45.
- the word line 33 is formed on the floating gate 21 and the erasure line 32 is formed over the field oxide film 45 between the floating gates 21.
- the erasure line 32 does not occupy the whole portions between the respective floating gates but formed over the field oxide film 45 between the respective floating gates.
- the program line 34 is formed on the substrate in the direction perpendicular to the word line 33 and the erasure line 32. Also, the program line 34 is formed over the field oxide film 45 where the erasure line 32 is not formed.
- the gate insulating film 41 is formed between the floating gate 21 and the semiconductor substrate 40.
- a thin insulating film such as an oxide film, is formed between the floating gate 21 and the erasure line 32 adjacent to the floating gate 21 and between the program line 34 and the word line 33.
- the program line 34 is separated from the word line 33 and the erasure line 32 by a thick insulating film 44.
- a tunneling insulating film 46 is formed between the floating gate 21 and the erasure line 32 adjacent to the floating gate 21 and between the floating gate 21 and the program line 34, respectively. Carrier is tunneled to the erasure line 32 from the sides of the floating gate 21 and to the sides of the floating gate 21 from the program line 34 as shown by the arrows in FIG. 6.
- bit line regions 31 having impurity regions are formed on the semiconductor substrate 40 by ion implantation in one direction at predetermined intervals.
- the field insulating film 45 is formed on the entire portions of the semiconductor substrate 40 (not shown in FIG. 7).
- the erasure line 32 is formed over the field insulating film 45 in the direction perpendicular to the bit line regions 31.
- the insulating film 44 is formed over the erasure line 32.
- the program line 34 perpendicular to the erasure line 32 and parallel to the bit line regions 31 is formed over the insulating film 44 between the bit line regions 31.
- bit line region 31 is formed on the semiconductor substrate 40 by ion implantation.
- the field oxide film 45 is formed over the semiconductor substrate 40.
- the plurality of word lines 33 and erasure lines 32 are formed by turns over the field oxide film 45 in the direction perpendicular to the bit line region 31.
- a structure of the nonvolatile memory device for improving tunneling characteristics according to the other embodiments of the present invention will be described below.
- FIG. 9 illustrates a cross-sectional view taken along II-II' line of FIG. 4 in accordance with the second embodiment of the present invention.
- the nonvolatile memory device has the same layout as FIG. 4 and the same cross-sectional structure as FIG. 5, FIG. 7, and FIG. 8, but a different cross-sectional structure from FIG. 6.
- the bit line region 31 is formed by n-type high impurity region and the method used in FIG. 5.
- the field oxide film 245 is formed at an isolation region of the semiconductor substrate 240 to separate cells from each other and the floating gate 221 is formed at an active region.
- the word lines 233 are formed by turns on the floating gate 221 and the erasure line 232 is formed over the field oxide film 245 between the floating gates 221.
- the program line 234 is formed over the substrate in the direction perpendicular to the word line 233 and the erasure line 232. Also, the program line 234 is formed over the field oxide film 245 where the erasure line 232 is not formed.
- the gate insulating film 241 is formed between the floating gate 221 and the semiconductor substrate 240.
- Thin insulating films 242 and 246 are formed between the floating gate 221 and the erasure line 232 adjacent to the floating gate 221 and between the program line 234 and the word line 233.
- the tunneling insulating film 246 is formed between the floating gate 221 and the erasure line 232 and between the floating gate 221 and the program line 234, respectively.
- the program line 234 is separated from the word line 233 and the erasure line 232 by a thick insulating film 244.
- the second embodiment is different from the first embodiment of FIG. 6 because the erasure line 232 overlaps the edge portions of the floating gate 221 adjacent to the erasure line 232.
- the erasure line 232 is formed over the edge portions of the floating gate 221 adjacent to the erasure line 232. This structure improves a tunneling characteristic of transferring carrier from the floating gate 221 to the adjacent erasure line 232.
- FIG. 10 illustrates a cross-sectional view taken along II-II' line of FIG. 4 in accordance with a third embodiment of the present invention.
- the program line 334 overlaps the adjacent floating gate 321 while the erasure line 332 overlaps the edge portions of the floating gate 321 as the second embodiment of the present invention shown in FIG. 9.
- the program line 334 is formed on the field oxide film 345 to have a projection portion 347 in the direction parallel to the semiconductor substrate 340.
- the floating gate 321 overlaps the projection portion 347.
- a desirable tunneling characteristic is achieved from the program line 334 to the floating gate 321.
- the tunneling characteristic from the floating gate 321 to the erasure line 332 is improved.
- the bit line region 331 is formed by an n-type high impurity region (not shown FIG. 10).
- FIG. 11 illustrates a cross-sectional view taken along II-II' line of FIG. 4 in accordance with a fourth embodiment of the present invention.
- the bit line region 431 is formed by a p-type high impurity region (not shown in FIG. 11).
- the floating gate 421 does not overlap the erasure line 432 but overlaps the program line 434.
- the program line 434 does not include a projection portion and overlaps the edge portions of the adjacent floating gate 21 and the field oxide film 445.
- FIG. 12 illustrates a cross-sectional view taken along II-II' line of FIG. 4 in accordance with a fifth embodiment of the present invention.
- the bit line region 531 is formed by a p-type high impurity region (not shown in FIG. 12).
- the floating gate 521 overlaps the adjacent program line 534 and the erasure line 532, respectively.
- the erasure line 532 is formed at the projection portion 547 over the field oxide film 545 in the direction parallel to the semiconductor substrate 540.
- the projection portion 547 overlaps the edge portion of the floating gate 521.
- the program line 534 overlaps the edge portion of the adjacent floating gate 521.
- the nonvolatile memory device of the present invention performs programming by injecting electrons to the floating gate through the program line and extracts the electrons stored in the floating gate through the erasure line. While executing the programming, the nonvolatile memory device monitors the programmed state through the transistor by having gate, source and drain regions to correspond to the floating gate and the bit line region at both sides of the floating gate, respectively.
- the nonvolatile memory device of the present invention selects a desired memory cell through the word line and the program line and performs programming at the floating gate of the memory cell selected by the program line. Simultaneously, the device monitors the programmed state through the transistor.
- the nonvolatile memory device of the present invention is advantageous in the following aspects.
- the programming and erasure are performed at an upper portion of the substrate, the bit line region of the substrate performs monitoring and reading, the gate insulating film is not used for a tunneling insulating film, and hot carrier is not used in operation, reliability of the gate insulating film is maintained, junction and channel techniques are simplified, and a cell size is easily reduced.
- the line is used without contacting the gate so that a cell size is reduced.
- the dielectric layer between the control gate and the floating gate can be formed by the oxide film instead of ONO, process steps are simplified.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Non-Volatile Memory (AREA)
- Semiconductor Memories (AREA)
- Read Only Memory (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019960054391A KR100232235B1 (ko) | 1996-11-15 | 1996-11-15 | 비휘발성 메모리 장치 |
KR199654391 | 1996-11-15 |
Publications (1)
Publication Number | Publication Date |
---|---|
US5859454A true US5859454A (en) | 1999-01-12 |
Family
ID=19482023
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/852,022 Expired - Lifetime US5859454A (en) | 1996-11-15 | 1997-05-06 | Nonvolatile memory device |
Country Status (6)
Country | Link |
---|---|
US (1) | US5859454A (zh) |
JP (1) | JP3079370B2 (zh) |
KR (1) | KR100232235B1 (zh) |
CN (2) | CN1157737C (zh) |
DE (1) | DE19743555C2 (zh) |
TW (1) | TW311284B (zh) |
Cited By (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5990514A (en) * | 1997-10-04 | 1999-11-23 | Samsung Electronics Co., Ltd. | Nonvolatile semiconductor memory having boosting lines self-aligned with word lines |
US6034395A (en) * | 1998-06-05 | 2000-03-07 | Advanced Micro Devices, Inc. | Semiconductor device having a reduced height floating gate |
US20010000112A1 (en) * | 1999-07-06 | 2001-04-05 | Taiwan Semiconductor Manufacturing Company | Step-shaped floating poly-si gate to improve gate coupling ratio for flash memory application |
US6268622B1 (en) * | 1998-07-13 | 2001-07-31 | Samsung Electronics Co., Ltd. | Non-volatile memory device and fabrication method thereof |
US6335243B1 (en) * | 1997-07-09 | 2002-01-01 | Lg Semicon Co., Ltd. | Method of fabricating nonvolatile memory device |
US20030075756A1 (en) * | 2001-01-19 | 2003-04-24 | Toshiharu Suzuki | Nonvolatile semiconductor memory device and its manufacturing method |
US6696723B2 (en) * | 1997-08-08 | 2004-02-24 | Commissariat A L'energie Atomique | Electrically erasable, programmable, non-volatile memory device compatible with a CMOS/SOI production process |
US20040120188A1 (en) * | 2002-12-19 | 2004-06-24 | Taiwan Semiconductor Manufacturing Company | Novel two-transistor flash cell for large endurance application |
US7125763B1 (en) * | 2000-09-29 | 2006-10-24 | Spansion Llc | Silicided buried bitline process for a non-volatile memory cell |
US20080251832A1 (en) * | 2007-04-16 | 2008-10-16 | Yue-Der Chih | Logic compatible arrays and operations |
US20110032762A1 (en) * | 2008-02-29 | 2011-02-10 | Hiroshi Watanabe | Multi-dot flash memory |
WO2020040894A1 (en) * | 2018-08-23 | 2020-02-27 | Silicon Storage Technology, Inc. | Method of programming a split-gate flash memory cell with erase gate |
CN111968983A (zh) * | 2019-05-20 | 2020-11-20 | 联华电子股份有限公司 | 存储器元件的结构及其制造方法 |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102005004107A1 (de) * | 2005-01-28 | 2006-08-17 | Infineon Technologies Ag | Integrierter Halbleiterspeicher mit einer Anordnung nichtflüchtiger Speicherzellen und Verfahren |
CN102983139B (zh) * | 2012-11-30 | 2017-09-29 | 上海华虹宏力半导体制造有限公司 | 半导体存储器 |
US11063772B2 (en) * | 2017-11-24 | 2021-07-13 | Ememory Technology Inc. | Multi-cell per bit nonvolatile memory unit |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5043940A (en) * | 1988-06-08 | 1991-08-27 | Eliyahou Harari | Flash EEPROM memory systems having multistate storage cells |
US5168465A (en) * | 1988-06-08 | 1992-12-01 | Eliyahou Harari | Highly compact EPROM and flash EEPROM devices |
US5422842A (en) * | 1993-07-08 | 1995-06-06 | Sundisk Corporation | Method and circuit for simultaneously programming and verifying the programming of selected EEPROM cells |
US5583810A (en) * | 1991-01-31 | 1996-12-10 | Interuniversitair Micro-Elektronica Centrum Vzw | Method for programming a semiconductor memory device |
US5587332A (en) * | 1992-09-01 | 1996-12-24 | Vlsi Technology, Inc. | Method of making flash memory cell |
US5637897A (en) * | 1995-03-06 | 1997-06-10 | Nec Corporation | Nonvolatile semiconductor memory device with dual insulation layers between adjacent gate structures |
US5644528A (en) * | 1994-11-29 | 1997-07-01 | Motorola, Inc. | Non-volatile memory having a cell applying to multi-bit data by multi-layered floating gate architecture and programming method for the same |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5331189A (en) * | 1992-06-19 | 1994-07-19 | International Business Machines Corporation | Asymmetric multilayered dielectric material and a flash EEPROM using the same |
-
1996
- 1996-11-15 KR KR1019960054391A patent/KR100232235B1/ko not_active IP Right Cessation
-
1997
- 1997-01-10 TW TW086100214A patent/TW311284B/zh not_active IP Right Cessation
- 1997-03-24 CN CNB971030863A patent/CN1157737C/zh not_active Expired - Fee Related
- 1997-03-24 CN CNB03158490XA patent/CN1258225C/zh not_active Expired - Fee Related
- 1997-05-06 US US08/852,022 patent/US5859454A/en not_active Expired - Lifetime
- 1997-10-01 DE DE19743555A patent/DE19743555C2/de not_active Expired - Fee Related
- 1997-11-17 JP JP31503597A patent/JP3079370B2/ja not_active Expired - Fee Related
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5043940A (en) * | 1988-06-08 | 1991-08-27 | Eliyahou Harari | Flash EEPROM memory systems having multistate storage cells |
US5168465A (en) * | 1988-06-08 | 1992-12-01 | Eliyahou Harari | Highly compact EPROM and flash EEPROM devices |
US5583810A (en) * | 1991-01-31 | 1996-12-10 | Interuniversitair Micro-Elektronica Centrum Vzw | Method for programming a semiconductor memory device |
US5587332A (en) * | 1992-09-01 | 1996-12-24 | Vlsi Technology, Inc. | Method of making flash memory cell |
US5422842A (en) * | 1993-07-08 | 1995-06-06 | Sundisk Corporation | Method and circuit for simultaneously programming and verifying the programming of selected EEPROM cells |
US5644528A (en) * | 1994-11-29 | 1997-07-01 | Motorola, Inc. | Non-volatile memory having a cell applying to multi-bit data by multi-layered floating gate architecture and programming method for the same |
US5637897A (en) * | 1995-03-06 | 1997-06-10 | Nec Corporation | Nonvolatile semiconductor memory device with dual insulation layers between adjacent gate structures |
Cited By (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6335243B1 (en) * | 1997-07-09 | 2002-01-01 | Lg Semicon Co., Ltd. | Method of fabricating nonvolatile memory device |
US6696723B2 (en) * | 1997-08-08 | 2004-02-24 | Commissariat A L'energie Atomique | Electrically erasable, programmable, non-volatile memory device compatible with a CMOS/SOI production process |
US5990514A (en) * | 1997-10-04 | 1999-11-23 | Samsung Electronics Co., Ltd. | Nonvolatile semiconductor memory having boosting lines self-aligned with word lines |
US6034395A (en) * | 1998-06-05 | 2000-03-07 | Advanced Micro Devices, Inc. | Semiconductor device having a reduced height floating gate |
US6268622B1 (en) * | 1998-07-13 | 2001-07-31 | Samsung Electronics Co., Ltd. | Non-volatile memory device and fabrication method thereof |
US6521495B2 (en) | 1998-07-13 | 2003-02-18 | Samsung Electronics Co., Ltd. | Method of fabricating a non-volatile memory device |
US6838725B2 (en) * | 1999-07-06 | 2005-01-04 | Taiwan Semiconductor Manufacturing Company | Step-shaped floating poly-si gate to improve a gate coupling ratio for flash memory application |
US20010000112A1 (en) * | 1999-07-06 | 2001-04-05 | Taiwan Semiconductor Manufacturing Company | Step-shaped floating poly-si gate to improve gate coupling ratio for flash memory application |
US7125763B1 (en) * | 2000-09-29 | 2006-10-24 | Spansion Llc | Silicided buried bitline process for a non-volatile memory cell |
US20030075756A1 (en) * | 2001-01-19 | 2003-04-24 | Toshiharu Suzuki | Nonvolatile semiconductor memory device and its manufacturing method |
US20040120188A1 (en) * | 2002-12-19 | 2004-06-24 | Taiwan Semiconductor Manufacturing Company | Novel two-transistor flash cell for large endurance application |
US6781881B2 (en) | 2002-12-19 | 2004-08-24 | Taiwan Semiconductor Manufacturing Company | Two-transistor flash cell for large endurance application |
US7663916B2 (en) * | 2007-04-16 | 2010-02-16 | Taiwan Semicondcutor Manufacturing Company, Ltd. | Logic compatible arrays and operations |
US20080251832A1 (en) * | 2007-04-16 | 2008-10-16 | Yue-Der Chih | Logic compatible arrays and operations |
US20110032762A1 (en) * | 2008-02-29 | 2011-02-10 | Hiroshi Watanabe | Multi-dot flash memory |
US8223546B2 (en) * | 2008-02-29 | 2012-07-17 | Kabushiki Kaisha Toshiba | Multi-dot flash memory |
WO2020040894A1 (en) * | 2018-08-23 | 2020-02-27 | Silicon Storage Technology, Inc. | Method of programming a split-gate flash memory cell with erase gate |
US10714489B2 (en) | 2018-08-23 | 2020-07-14 | Silicon Storage Technology, Inc. | Method of programming a split-gate flash memory cell with erase gate |
CN111968983A (zh) * | 2019-05-20 | 2020-11-20 | 联华电子股份有限公司 | 存储器元件的结构及其制造方法 |
CN111968983B (zh) * | 2019-05-20 | 2023-10-17 | 联华电子股份有限公司 | 存储器元件的结构及其制造方法 |
Also Published As
Publication number | Publication date |
---|---|
JP3079370B2 (ja) | 2000-08-21 |
CN1258225C (zh) | 2006-05-31 |
CN1182939A (zh) | 1998-05-27 |
KR100232235B1 (ko) | 1999-12-01 |
JPH118323A (ja) | 1999-01-12 |
KR19980035933A (ko) | 1998-08-05 |
DE19743555C2 (de) | 2003-06-18 |
CN1157737C (zh) | 2004-07-14 |
DE19743555A1 (de) | 1998-05-20 |
TW311284B (en) | 1997-07-21 |
CN1495907A (zh) | 2004-05-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6936888B2 (en) | Nonvolatile memory device with multi-bit memory cells having plural side gates | |
US5043940A (en) | Flash EEPROM memory systems having multistate storage cells | |
US6137718A (en) | Method for operating a non-volatile memory cell arrangement | |
US6826084B1 (en) | Accessing individual storage nodes in a bi-directional nonvolatile memory cell | |
US5905674A (en) | Nonvolatile memory and method of programming the same | |
US5859454A (en) | Nonvolatile memory device | |
US20030081460A1 (en) | Operating a non-volatile memory device | |
US6583479B1 (en) | Sidewall NROM and method of manufacture thereof for non-volatile memory cells | |
US5583811A (en) | Transistor structure for erasable and programmable semiconductor memory devices | |
US6987696B1 (en) | Method of improving erase voltage distribution for a flash memory array having dummy wordlines | |
EP1425756A1 (en) | Non-volatile semiconductor memory and method of operating the same | |
US5559735A (en) | Flash memory having select transistors | |
US6304484B1 (en) | Multi-bit flash memory cell and programming method using the same | |
US7813180B2 (en) | Non-volatile memory devices and methods of operating the same | |
US6347053B1 (en) | Nonviolatile memory device having improved threshold voltages in erasing and programming operations | |
US5592000A (en) | Non-volatile semiconductor memory device programmable and erasable at low voltage | |
US6477083B1 (en) | Select transistor architecture for a virtual ground non-volatile memory cell array | |
US6573140B1 (en) | Process for making a dual bit memory device with isolated polysilicon floating gates | |
US6355514B1 (en) | Dual bit isolation scheme for flash devices | |
KR100609216B1 (ko) | 비휘발성 메모리 소자 | |
US8847299B2 (en) | Non-volatile memory and non-volatile memory cell having asymmetrical doped structure | |
US8422290B2 (en) | Methods of reading data in a NAND flash memory device with a fringe voltage applied to a conductive layer | |
US6713809B1 (en) | Dual bit memory device with isolated polysilicon floating gates | |
KR100267769B1 (ko) | 비휘발성 메모리 소자의 제조방법 | |
KR19990061327A (ko) | 듀얼비트 게이트 분리형 플래쉬 메모리소자 및 그의구동방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: LG SEMICON CO., LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHOI, WOONG LIM;RA, KYEONG MAN;REEL/FRAME:008544/0166 Effective date: 19970303 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 12 |