US20200144412A1 - Semiconductor device - Google Patents
Semiconductor device Download PDFInfo
- Publication number
- US20200144412A1 US20200144412A1 US16/729,114 US201916729114A US2020144412A1 US 20200144412 A1 US20200144412 A1 US 20200144412A1 US 201916729114 A US201916729114 A US 201916729114A US 2020144412 A1 US2020144412 A1 US 2020144412A1
- Authority
- US
- United States
- Prior art keywords
- region
- sic
- trench
- face
- distance
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 53
- 239000000758 substrate Substances 0.000 claims abstract description 64
- 239000012535 impurity Substances 0.000 claims description 45
- 238000005452 bending Methods 0.000 claims description 3
- 229910010271 silicon carbide Inorganic materials 0.000 description 162
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 157
- 239000010410 layer Substances 0.000 description 84
- 230000015556 catabolic process Effects 0.000 description 38
- 230000005684 electric field Effects 0.000 description 33
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 18
- 230000000052 comparative effect Effects 0.000 description 13
- 230000000694 effects Effects 0.000 description 12
- 229910052782 aluminium Inorganic materials 0.000 description 11
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 11
- 238000010586 diagram Methods 0.000 description 9
- 229910052751 metal Inorganic materials 0.000 description 9
- 239000002184 metal Substances 0.000 description 9
- 238000000034 method Methods 0.000 description 9
- 229910052757 nitrogen Inorganic materials 0.000 description 9
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 8
- 230000003247 decreasing effect Effects 0.000 description 8
- 238000004519 manufacturing process Methods 0.000 description 8
- 229910021334 nickel silicide Inorganic materials 0.000 description 8
- RUFLMLWJRZAWLJ-UHFFFAOYSA-N nickel silicide Chemical compound [Ni]=[Si]=[Ni] RUFLMLWJRZAWLJ-UHFFFAOYSA-N 0.000 description 8
- 229910052710 silicon Inorganic materials 0.000 description 8
- 239000010703 silicon Substances 0.000 description 8
- 239000011229 interlayer Substances 0.000 description 7
- 238000004088 simulation Methods 0.000 description 7
- 229920002120 photoresistant polymer Polymers 0.000 description 6
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 5
- 229910052814 silicon oxide Inorganic materials 0.000 description 5
- 239000004020 conductor Substances 0.000 description 4
- 239000010931 gold Substances 0.000 description 4
- 238000003475 lamination Methods 0.000 description 4
- 229910021332 silicide Inorganic materials 0.000 description 4
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 4
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 3
- 229910052799 carbon Inorganic materials 0.000 description 3
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 3
- 229920005591 polysilicon Polymers 0.000 description 3
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 2
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 2
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 2
- 229910052787 antimony Inorganic materials 0.000 description 2
- WATWJIUSRGPENY-UHFFFAOYSA-N antimony atom Chemical compound [Sb] WATWJIUSRGPENY-UHFFFAOYSA-N 0.000 description 2
- 229910052785 arsenic Inorganic materials 0.000 description 2
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 2
- 229910052796 boron Inorganic materials 0.000 description 2
- 239000013078 crystal Substances 0.000 description 2
- 229910052733 gallium Inorganic materials 0.000 description 2
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 2
- 229910052737 gold Inorganic materials 0.000 description 2
- 229910052738 indium Inorganic materials 0.000 description 2
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 2
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 2
- 229910052698 phosphorus Inorganic materials 0.000 description 2
- 239000011574 phosphorus Substances 0.000 description 2
- 238000000206 photolithography Methods 0.000 description 2
- 238000004645 scanning capacitance microscopy Methods 0.000 description 2
- 238000001312 dry etching Methods 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910003465 moissanite Inorganic materials 0.000 description 1
- 230000001590 oxidative effect Effects 0.000 description 1
- 230000000704 physical effect Effects 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7813—Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7827—Vertical transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/0445—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising crystalline silicon carbide
- H01L21/0455—Making n or p doped regions or layers, e.g. using diffusion
- H01L21/046—Making n or p doped regions or layers, e.g. using diffusion using ion implantation
- H01L21/0465—Making n or p doped regions or layers, e.g. using diffusion using ion implantation using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1095—Body region, i.e. base region, of DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
- H01L29/1608—Silicon carbide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66053—Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide
- H01L29/66068—Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/739—Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
- H01L29/7393—Insulated gate bipolar mode transistors, i.e. IGBT; IGT; COMFET
- H01L29/7395—Vertical transistors, e.g. vertical IGBT
- H01L29/7396—Vertical transistors, e.g. vertical IGBT with a non planar surface, e.g. with a non planar gate or with a trench or recess or pillar in the surface of the emitter, base or collector region for improving current density or short circuiting the emitter and base regions
- H01L29/7397—Vertical transistors, e.g. vertical IGBT with a non planar surface, e.g. with a non planar gate or with a trench or recess or pillar in the surface of the emitter, base or collector region for improving current density or short circuiting the emitter and base regions and a gate structure lying on a slanted or vertical surface or formed in a groove, e.g. trench gate IGBT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
- H01L29/0619—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE] with a supplementary region doped oppositely to or in rectifying contact with the semiconductor containing or contacting region, e.g. guard rings with PN or Schottky junction
- H01L29/0623—Buried supplementary region, e.g. buried guard ring
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41766—Source or drain electrodes for field effect devices with at least part of the source or drain electrode having contact below the semiconductor surface, e.g. the source or drain electrode formed at least partially in a groove or with inclusions of conductor inside the semiconductor
Definitions
- Embodiments described herein relate generally to a semiconductor device.
- SiC silicon carbide
- SiC is expected to serve as a material for a next-generation semiconductor device.
- SiC has more excellent physical properties in comparison with Si (silicon): band gap, three times; breakdown field strength, approximately ten times; and thermal conductivity, approximately three times.
- a low loss semiconductor device which can operate at a high temperature can be realized by using such properties.
- a metal insulator semiconductor (MIS) structure is formed by using SiC
- a breakdown voltage of SiC is high
- a breakdown voltage of a gate insulating film may become lower than a breakdown voltage of a semiconductor.
- the MIS structure is formed in a trench to increase integrity of the device, there is a problem that a breakdown voltage of the gate insulating film is decreased by electric field concentration at a bottom of the trench.
- FIG. 1 is a schematic sectional view of an example of a semiconductor device according to a first embodiment
- FIG. 2 is a schematic sectional view of an another example of the semiconductor device according to the first embodiment
- FIG. 3 is a schematic sectional view of a semiconductor device in manufacturing according to the first embodiment
- FIG. 4 is a schematic sectional view of a semiconductor device in manufacturing according to the first embodiment
- FIG. 5 is a schematic sectional view of a semiconductor device in manufacturing according to the first embodiment
- FIG. 6 is a schematic sectional view of a semiconductor device in manufacturing according to the first embodiment
- FIG. 7 is a schematic sectional view of a semiconductor device in manufacturing according to the first embodiment
- FIG. 8 is a schematic sectional view of an example of a semiconductor device according to a comparative embodiment
- FIG. 9 is a schematic sectional view of another example of the semiconductor device according to the first embodiment.
- FIG. 10 is an explanatory diagram of functions and effects of the semiconductor device according to the first embodiment
- FIG. 11 is an explanatory diagram of functions and effects of the semiconductor device according to the first embodiment.
- FIG. 12 is an explanatory diagram of functions and effects of the semiconductor device according to the first embodiment
- FIG. 13 is a schematic sectional view of a semiconductor device according to a second embodiment
- FIG. 14 is a schematic sectional view of a semiconductor device according to a comparative embodiment
- FIG. 15 is an explanatory diagram of functions and effects of the semiconductor device according to the second embodiment.
- FIG. 16 is a schematic sectional view of a semiconductor device according to a third embodiment.
- FIG. 17 is a schematic sectional view of a semiconductor device according to a fourth embodiment.
- FIG. 18 is a schematic sectional view of a semiconductor device according to a fifth embodiment.
- a semiconductor device comprising: a SiC substrate; a SiC layer provided on the SiC substrate, the SiC layer including a first trench at a side of front face of the SiC layer, the first trench including a side face and a bottom face; a first conductivity type first SiC region provided in the SiC layer; a second conductivity type second SiC region provided between the first SiC region and the SiC substrate in the SiC layer; a first conductivity type third SiC region provided between the second SiC region and the SiC substrate in the SiC layer, a boundary between the second SiC region and the third SiC region disposed at a side of the side face of the first trench, the boundary including a first region, a distance between the first region and the front face of the SiC layer increasing as a distance from the side face of the first trench to the first region increasing, a distance between the side face of the first trench to an end of the first region close to the first trench being 0 ⁇ m or more and 0.3 ⁇ m or less; a gate insulating film provided
- symbols of n + , n, n ⁇ and p + , p, p ⁇ indicate relative height of an impurity concentration in each conduction type. Specifically, n + indicates that an impurity concentration of an n-type is relatively higher than n, and n ⁇ indicates that the impurity concentration of the n-type is relatively lower than n. Furthermore, p + indicates that an impurity concentration of a p-type is relatively higher than p, and p indicates that the impurity concentration of the p-type is relatively lower than p.
- An n + -type and an n ⁇ -type may be simply written as an n-type, and a p + -type and a p ⁇ -type may be simply written as a p-type.
- a semiconductor device includes, a SiC substrate; a SiC layer provided on the SiC substrate, the SiC layer including a first trench at a side of front face of the SiC layer, the first trench including a side face and a bottom face; a first conductivity type first SiC region provided in the SiC layer; a second conductivity type second SiC region provided between the first SiC region and the SiC substrate in the SiC layer; a first conductivity type third SiC region provided between the second SiC region and the SiC substrate in the SiC layer, a boundary between the second SiC region and the third SiC region disposed at a side of the side face of the first trench, the boundary including a first region, a distance between the first region and the front face of the SiC layer increasing as a distance from the side face of the first trench to the first region increasing, a distance between the side face of the first trench to an end of the first region close to the first trench being 0 ⁇ m or more and 0.3 ⁇ m or less; a gate
- FIG. 1 is a schematic sectional view of an example of a configuration of a MISFET which is a semiconductor device according to the present embodiment.
- a MISFET 100 is an n-type MISFET in which an electron is a carrier.
- the MISFET 100 is a vertical type device.
- the MISFET 100 is a trench-gate type MISFET in which a gate insulating film and a gate electrode are provided in a trench.
- the MISFET 100 includes a SiC substrate 10 , a SiC layer 12 , a drift region (third SiC region) 14 , an boundary 15 , a first region 15 a , a second region 15 b , a third region 15 c , a fourth region 15 d , a p-well region (second SiC region) 16 , a source region (first SiC region) 18 , a p-well contact region (fourth SiC region) 20 , a gate insulating film (insulating film) 28 , a gate electrode 30 , an interlayer insulating film 32 , a source electrode (first electrode) 34 , a drain electrode (second electrode) 36 , and a trench (first trench) 50 .
- a face on an upper side in FIG. 1 is called a front face
- a face on a lower side is called a back face
- the MISFET 100 includes the n + -type SiC substrate 10 .
- the SiC substrate 10 is, for example, a SiC substrate of 4H-SiC including N (nitrogen) as an n-type impurity.
- An impurity concentration of an n-type impurity is, for example, 1 ⁇ 10 18 cm ⁇ 3 or more and 1 ⁇ 10 20 cm ⁇ 3 or less.
- the SiC substrate 10 functions as a drain region of the MISFET 100 .
- a front face of the SiC substrate 10 is, for example, a face inclined at 0° or more and 10° or less with respect to a (0001) face (silicon face).
- a back face of the SiC substrate 10 is, for example, a face inclined at 0° or more and 10° or less with respect to a (000-1) face (carbon face).
- the SiC layer 12 is provided on the SiC substrate 10 .
- the SiC layer 12 for example, includes N (nitrogen) as an n-type impurity.
- a concentration of the n-type impurity in the SiC layer 12 is, for example, 1 ⁇ 10 14 cm ⁇ 3 or more and 1 ⁇ 10 17 cm ⁇ 3 or less.
- the SiC layer 12 is, for example, an epitaxial layer of SiC formed on the SiC substrate 10 by epitaxial growing.
- a front face or surface of the SiC layer 12 is a face inclined at 0° or more and 10° or less with respect to a silicon face.
- a film thickness of the SiC layer 12 is, for example, 5 ⁇ m or more and 150 ⁇ m or less.
- the SiC layer 12 includes a trench 50 extending toward the SiC substrate 10 from a front face of the SiC layer 12 and including a side face and a bottom face.
- the trench 50 is disposed at a surface side of the SiC layer
- the drift region (third SiC region) 14 , the p-well region (second SiC region) 16 , the source region (first SiC region) 18 , the p-well contact region (fourth SiC region) 20 are provided in the SiC layer 12 .
- the n ⁇ -type drift region 14 is provided between the p-well region 16 and the SiC substrate 10 .
- the drift region 14 for example, includes N (nitrogen) as an n-type impurity.
- a concentration of the n-type impurity in the drift region 14 is, for example, 1 ⁇ 10 14 cm ⁇ 3 or more and 1 ⁇ 10 17 cm ⁇ 3 or less.
- a p-type p-well region 16 is provided between the source region 18 and the SiC substrate 10 .
- the p-well region 16 functions as a channel region of the MISFET 100 .
- the p-well region 16 includes Al (aluminum) as a p-type impurity.
- a concentration of the p-type impurity in the p-well region 16 is, for example, 5 ⁇ 10 15 cm ⁇ 3 or more and 1 ⁇ 10 18 cm ⁇ 3 or less.
- the depth of the p-well region 16 is, for example, 0.6 ⁇ m or more and 1.2 ⁇ m or less.
- the n + -type source region 18 is provided in the p-well region 16 . A part of the source region 18 comes into contact with a front face of the SiC layer 12 .
- the source region 18 for example, includes N (nitrogen) as an n-type impurity.
- a concentration of the n-type impurity in the source region 18 is, for example, 1 ⁇ 10 18 cm ⁇ 3 or more and 1 ⁇ 10 22 cm ⁇ 3 or less.
- the depth of the source region 18 is shallower than the depth of the p-well region 16 .
- the depth of the source region 18 is, for example, around 0.3 ⁇ m.
- the p + -type p-well contact region 20 is provided in the p-well region 16 .
- the p-well contact region 20 is provided on a side of the source region 18 .
- the p-well contact region 20 includes Al (aluminum) as a p-type impurity.
- a concentration of the p-type impurity in the p-well contact region 20 is higher than a concentration of a p-type impurity in the p-well region 16 .
- the concentration is 1 ⁇ 10 18 cm ⁇ 3 or more and 1 ⁇ 10 22 cm ⁇ 3 or less.
- the depth of the p-well contact region 20 is shallower than the depth of the p-well region 16 and, for example, around 0.3 ⁇ m.
- the trench 50 is provided in the SiC layer 12 .
- the trench extends toward the SiC substrate 10 from the front face of the SiC layer 12 .
- a side face of the trench 50 is, for example, an m face or an a face.
- the depth of the trench 50 is shallower than a maximum depth of the p-well region 16 .
- the boundary 15 between the p-well region 16 and the drift region 14 comes into contact with a side face of the trench 50 .
- the boundary 15 between the p-well region 16 and the drift region 14 includes the first region 15 a , the second region 15 b , the third region 15 c , and the fourth region 15 d .
- An interior angle of the p-well region 16 at the boundary 15 is 90° or more.
- a distance between a front face of the SiC layer 12 and the first region 15 a increases as a distance from the trench 50 to the first region 15 a increases.
- the first region 15 a has a first inclination angle ( ⁇ in FIG. 1 ).
- the first inclination angle ( ⁇ in FIG. 1 ) is larger than 0°.
- the first inclination angle may be 15° or more and 70° or less.
- the first region 15 a may have a first position and a second position. The first position is closer to the trench 50 than the second position.
- a distance between the second position and the front face of the SiC layer 12 is larger than a distance between the first position and the front face of the SiC layer 12 .
- a distance between the second position and a back face of the SiC substrate 10 is smaller than a distance between the first position and the back face of the SiC substrate 10 .
- a shortest distance between the first region 15 a and a side face of the trench 50 (d in FIG. 1 ) is 0 ⁇ m or more and 0.3 ⁇ m or less.
- a distance between the side face of the trench 50 to an end of the first region 15 a close to the first trench (d in FIG. 1 ) is 0 ⁇ m or more and 0.3 ⁇ m or less.
- the second region 15 b is substantially parallel to a front face of the SiC layer 12 .
- the second region 15 b is provided between the first region 15 a and the trench 50 .
- the second region 15 b comes into contact with a side face of the trench 50 .
- the third region 15 c is substantially parallel to a front face of the SiC layer 12 .
- the first region 15 a is provided between the third region 15 c and the trench 50 .
- the fourth region 15 d is substantially perpendicular to a front face of the SiC layer 12 .
- the first region 15 a is provided between the fourth region 15 d and the trench 50 .
- the fourth region 15 d is provided between the third region 15 c and the first region 15 a.
- a shape of the boundary 15 between the p-well region 16 and the drift region 14 can be monitored, for example, by a scanning capacitance microscopy.
- the gate insulating film 28 is provided on a side face and a bottom face of the trench 50 . At least a part of the gate insulating film 28 comes into contact with the source region 18 , the p-well region 16 , and the drift region 14 .
- the gate insulating film 28 is provided between the SiC layer 12 and the gate electrode 30 .
- an oxide film is used for the gate insulating film 28 .
- a silicon oxide film, a silicon oxynitride film, or a high-k insulating film can be used for the gate insulating film 28 .
- the gate electrode 30 is provided on the gate insulating film 28 .
- doped polysilicon can be used for the gate electrode 30 .
- the interlayer insulating film 32 is provided on the gate electrode 30 .
- the interlayer insulating film 32 is formed of, for example, a silicon oxide film.
- the source electrode 34 is provided on the SiC layer 12 .
- a source electrode 34 is electrically connected to the source region 18 and the p-well contact region 20 .
- the source electrode 34 functions as a p-well electrode which applies a potential to the p-well region 16 .
- the source electrode 34 is a conductive material.
- the source electrode 34 is, for example, metal or metal silicide.
- the source electrode 34 has a lamination structure of, for example, a nickel silicide layer and an aluminum (Al) layer on the nickel silicide layer.
- the drain electrode 36 is provided on a side opposite to the SiC layer 12 of the SiC substrate 10 , specifically on a back face side.
- the drain electrode 36 is electrically connected to the SiC substrate 10 .
- the drain electrode 36 is a conductive material.
- the drain electrode 36 is, for example, metal or metal silicide.
- the drain electrode 36 has a lamination structure of, for example, a nickel silicide layer and a gold (Au) layer on the nickel silicide layer.
- an n-type impurity is preferably such as N (nitrogen) and P (phosphorus). However, such as As (arsenic) or Sb (antimony) is applicable.
- a p-type impurity is preferably such as Al (aluminum). However, such as B (boron), Ga (gallium), or In (indium) is applicable.
- FIG. 2 is a schematic sectional view illustrating another example of a configuration of a MISFET which is a semiconductor device according to the present embodiment.
- a MISFET 101 indicates a state in which a distance between the first region 15 a and a side face of the trench 50 is 0 ⁇ m. Specifically, the MISFET 101 does not include the second region 15 b , and the first region 15 a directly contacts with a side face of the trench 50 .
- FIGS. 3 to 7 are schematic sectional views of a semiconductor device in manufacturing by the semiconductor device manufacturing method according to the present embodiment.
- an n + -type SiC substrate 10 is prepared which includes a front face which is a silicon face and a back face which is a carbon face.
- an n ⁇ -type SiC layer 12 is formed on the front face of the SiC substrate 10 by an epitaxial growth method ( FIG. 3 ).
- a photoresist 60 is formed in a predetermined region by a known photolithography method ( FIG. 4 ).
- a photoresist 60 heat-shrinks by heat treatment.
- a side face of the photoresist 60 is tapered by heat shrinkage.
- a p-type impurity is ion-implanted into the SiC layer 12 by using the photoresist 60 as a mask ( FIG. 5 ).
- An accelerating voltage of the p-type impurity is set such that the p-type impurity passes through the photoresist 60 and reaches the SiC layer 12 .
- the p-well region 16 is formed by which a p-type impurity is ion-implanted.
- the drift region 14 is provided between the p-well region 16 and the SiC substrate 10 .
- the p-type impurity is, for example, aluminum (Al).
- a shape of the photoresist 60 is reflected to a shape of the boundary 15 between the p-well region 16 and the drift region 14 .
- the boundary 15 is formed which includes the first region 15 a , the second region 15 b , the third region 15 c , and the fourth region 15 d.
- the trench 50 is formed in the SiC layer 12 ( FIG. 6 ).
- the trench 50 is formed by a known photolithography method and a known dry etching method.
- the gate insulating film 28 is formed on a side face and a bottom face of the trench 50 .
- the gate insulating film 28 is, for example, formed by thermally oxidizing the side face and the bottom face of the trench 50 .
- the gate insulating film 28 can be formed by an LPCVD method.
- the gate electrode 30 is formed on the gate insulating film 28 by a known method ( FIG. 7 ).
- the gate electrode 30 is, for example, doped polysilicon formed by the LPCVD method.
- an interlayer insulating film 32 , a source electrode 34 , and a drain electrode 36 are formed by a known process, and the MISFET 100 according to the present embodiment illustrated in FIG. 1 is manufactured.
- a trench-gate type MISFET has a problem that a breakdown voltage of a gate insulating film is decreased by electric field concentration at a bottom of the trench when the MISFET is in an off-state. Especially, by electric field concentration at a bottom corner of the trench, a breakdown voltage of the gate insulating film is decreased, and a breakdown voltage of the MISFET is decreased.
- FIG. 8 is a schematic sectional view illustrating an example of a configuration of a MISFET according to a comparative embodiment.
- the depth of a part of the p-well region 16 is increased to relax the electric field concentration at a bottom of the trench.
- a MISFET 800 is in an off-state, a depletion layer extends from the deep p-well region 16 to the trench 50 side, and an electric field is relaxed at a bottom corner of the trench. Therefore, a breakdown voltage of the gate insulating film is improved.
- FIG. 9 is a schematic sectional view illustrating another example of a configuration of a MISFET according to the present embodiment.
- FIG. 9 illustrates a configuration similar to the configuration of the MISFET 101 illustrated in FIG. 2 .
- a relation between the maximum electric field and an on-resistance in a gate insulating film is calculated by simulation by changing a channel length (Lch in FIG. 9 ) of the MISFET 101 .
- the channel length is set to 0.1 ⁇ m, 0.2 ⁇ m, and 0.3 ⁇ m.
- the boundary 15 is moved up and down in a state in which a shape of the boundary 15 is maintained. Further, the first inclination angle ⁇ is fixed to 45°.
- a relation between a maximum electric field and an on-resistance in the gate insulating film is calculated by simulation by changing a channel length (Lch in FIG. 8 ).
- the channel length is set to 0.1 ⁇ m, 0.2 ⁇ m, 0.3 ⁇ m, 0.4 ⁇ m, 0.5 ⁇ m, and 0.6 ⁇ m.
- FIG. 10 is an explanatory diagram of functions and effects of a semiconductor device according to the present embodiment.
- FIG. 10 is a diagram illustrating a relation between a maximum electric field and an on-resistance in the gate insulating film 28 . As illustrated in FIG. 10 , the maximum electric field and the on-resistance in the gate insulating film 28 are in a trade-off relation both in the embodiment and the comparative embodiment.
- a trade-off relation between a maximum electric field and an on-resistance in the gate insulating film 28 is improved. This may be because, in the case of the embodiment, (1) as indicated by a white arrow in FIG. 9 , an on-current flows along the inclined first region 15 a , and therefore an on-resistance is decreased in comparison with the comparative embodiment, and (2) a depletion layer extends toward the trench 50 from the inclined first region 15 a , and therefore, in comparison with the comparative embodiment, an electric field relaxation effect is increased at a bottom corner of the trench 50 . Therefore, in the case of comparing at a same on-resistance, the maximum electric field in the gate insulating film 28 is relaxed, and a breakdown voltage of the gate insulating film 28 is improved in the MISFET 101 according to the embodiment.
- FIG. 11 is an explanatory diagram of functions and effects of a semiconductor device according to the present embodiment.
- FIG. 11 indicates a result of a relation between a distance (d in FIG. 1 ) between the first region 15 a and a side face of the trench 50 and a breakdown voltage of the MISFET 100 , which is determined by a simulation, in a structure of the MISFET 100 illustrated in FIG. 1 .
- a breakdown voltage indicated by a vertical axis is a breakdown voltage between the source electrode 34 and the drain electrode 36 .
- a channel length (Lch in FIG. 1 ) is fixed to 0.1 ⁇ m.
- the MISFET according to the embodiment includes the inclined first region 15 a . Since the first region 15 a is inclined, extension of a depletion layer toward a channel region from the drift region 14 is suppressed when the MISFET is in an off-state. Therefore, when a channel length is shortened, punch-through of the MISFET is suppressed, and a breakdown voltage of the MISFET is improved.
- a shortest distance between the first region 15 a and a side face of the trench 50 (d in FIG. 1 ) is preferably 0 ⁇ m or more and 0.3 ⁇ m or less to improve a breakdown voltage of the MISFET.
- the distance between the first region 15 a and a side face of the trench 50 (d in FIG. 1 ) is more preferably 0.2 ⁇ m or less and further preferably 0.1 ⁇ m or less.
- FIG. 12 is a diagram illustrating functions and effects of a semiconductor device according to the present embodiment.
- a relation between a maximum electric field and an on-resistance in a gate insulating film is calculated by simulation by changing the first inclination angle ⁇ of the first region 15 a in the MISFET 101 illustrated in FIG. 9 .
- a voltage applied between the source electrode 34 and the drain electrode 36 is set to 1200 V.
- the on-resistance is preferably 2 mg) cm 2 or less.
- a maximum electric field is preferably 3 MV/cm or less in terms of securing a breakdown voltage of the gate insulating film 28 . Therefore, the first inclination angle A is preferably 15° or more and 60° or less.
- film thickness of the gate insulating film 28 on a bottom face of the trench 50 is preferably thicker than a film thickness of the gate insulating film 28 on a side face of the trench 50 .
- a trade-off relation between a maximum electric field and an on-resistance in the gate insulating film 28 is improved. Therefore, a breakdown voltage of the gate insulating film 28 is increased. Further, punch-through in a channel region is suppressed, and a breakdown voltage between source drains is increased. Accordingly, a MISFET having a high breakdown voltage can be realized.
- a semiconductor device is similar to the semiconductor device according to the first embodiment other than that a boundary between a second SiC region and a third SiC region does not include a fourth region. Therefore, description of contents already described in the first embodiment will be omitted.
- FIG. 13 is a schematic sectional view illustrating a configuration of a MISFET which is a semiconductor device according to the present embodiment.
- a MISFET 200 is a trench-gate type MOSFET.
- a boundary 15 between a p-well region 16 and a drift region 14 comes into contact with a side face of a trench 50 .
- the boundary 15 between the p-well region 16 and the drift region 14 includes a first region 15 a and a third region 15 c.
- the first region 15 a comes into contact with a side face of the trench 50 . Further, the boundary 15 between the p-well region 16 and the drift region 14 does not include a bending portion with an angle of 90° or less.
- FIG. 14 is a schematic sectional view illustrating an example of a configuration of a MISFET according to a comparative embodiment.
- the depth of a part of the p-well region 16 is increased to relax electric field concentration at a bottom of the trench 50 .
- a MISFET 900 is in an off-state, a depletion layer extends from the deep p-well region 16 to the trench 50 side, and an electric field is relaxed at a bottom corner of the trench 50 . Therefore, a breakdown voltage of a gate insulating film 28 is improved.
- a relation between a maximum electric field and an on-resistance in the gate insulating film 28 is calculated by simulation by changing a channel length (Lch in FIG. 13 ) of the MISFET 200 .
- the channel length is set to 0.1 ⁇ m, 0.2 ⁇ m, 0.3 ⁇ m, 0.4 ⁇ m, 0.5 ⁇ m, and 0.6 ⁇ m.
- the first inclination angle ⁇ is fixed to 45°.
- the relation between the maximum electric field and an on-resistance in the gate insulating film is calculated by simulation by changing a channel length (Lch in FIG. 14 ).
- the channel length is set to 0.2 ⁇ m, 0.3 ⁇ m, 0.4 ⁇ m, 0.5 ⁇ m, and 0.6 ⁇ m.
- FIG. 15 is an explanatory diagram of functions and effects of a semiconductor device according to the present embodiment.
- FIG. 15 is a view illustrating a relation between a maximum electric field and an on-resistance in a gate insulating film.
- the MISFET of the present embodiment as with the MISFET of the first embodiment, a breakdown voltage of the gate insulating film 28 and a breakdown voltage between source drains are increased. Further, the boundary 15 does not include a bending portion with an angle of 90° or less. Therefore, electric field concentration at the boundary 15 is suppressed when the MISFET is in an off-state, and a breakdown at the boundary 15 is suppressed. Accordingly, a MISFET having a further high breakdown voltage can be realized.
- a semiconductor device is similar to the semiconductor device according to the first embodiment other than that a second conductivity type fifth SiC region is further included.
- the fifth SiC region is provided between a bottom face of a trench and a third SiC region in a SiC layer and contacted with the bottom face. Therefore, description of contents already described in the first embodiment will be omitted.
- FIG. 16 is a schematic sectional view illustrating a configuration of a MISFET which is a semiconductor device according to the present embodiment.
- a MISFET 300 is a trench-gate type MOSFET.
- the MISFET 300 includes a p-type electric field relaxation region 40 in a SiC layer 12 .
- the electric field relaxation region 40 is provided between a bottom face of a trench 50 and a drift region 14 .
- the electric field relaxation region 40 has a function to relax electric field concentration at a bottom of the trench 50 when the MISFET 300 is in an off-state.
- the electric field relaxation region 40 for example, includes Al (aluminum) as a p-type impurity.
- a concentration of the p-type impurity in the electric field relaxation region 40 is, for example, 1 ⁇ 10 17 cm ⁇ 3 or more and 1 ⁇ 10 19 cm 3 or less.
- a breakdown voltage of a gate insulating film 28 and a breakdown voltage between source drains are increased. Further, a breakdown voltage of the gate insulating film 28 at a bottom of the trench 50 is further improved by including the electric field relaxation region 40 .
- a semiconductor device is similar to the semiconductor device according to the first embodiment other than that the SiC layer includes a second trench at the side of front face of the SiC layer, the first SiC region is provided between the first trench and the second trench, and at least a part of the first electrode is disposed in the second trench. Therefore, description of contents already described in the first embodiment will be omitted.
- FIG. 17 is a schematic sectional view illustrating a configuration of a MISFET which is a semiconductor device according to the present embodiment.
- a MISFET 400 is a trench-gate type MOSFET.
- the source electrode 34 is provided in a trench (second trench) 55 provided in a SiC layer 12 .
- a p + -type p-well contact region 20 is provided at a bottom or on a side face of the trench 55 .
- a breakdown voltage of the gate insulating film 28 and a breakdown voltage between source drains are increased.
- a contact structure can be scaled-down by providing the source electrode 34 in the trench 55 .
- a deep p-well region 16 can be easily formed. Specifically, after the trench 55 is formed in the SiC layer 12 , the deep p-well region 16 can be easily formed by forming the p-well region 16 by ion implantation into a bottom of the trench 55 .
- a semiconductor device according to a fifth embodiment is similar to the semiconductor device according to the first embodiment other than that an insulated gate bipolar transistor (IGBT) is used instead of a MISFET. Therefore, description of contents already described in the first embodiment will be omitted.
- IGBT insulated gate bipolar transistor
- the IGBT 500 includes a SiC substrate 110 , a SiC layer 12 , a drift region (third SiC region) 14 , an boundary 15 , a first region 15 a , a second region 15 b , a third region 15 c , a fourth region 15 d , a p-base region (second SiC region) 116 , an emitter region (first SiC region) 118 , a p-base contact region (fourth SiC region) 120 , a gate insulating film (insulating film) 28 , a gate electrode 30 , an interlayer insulating film 32 , an emitter electrode (electrode) 134 , a collector electrode 136 , and a trench 50 .
- the IGBT 500 includes a p + -type SiC substrate 110 .
- the SiC substrate 110 is, for example, a SiC substrate of 4H-SiC including Al (aluminum) as a p-type impurity.
- An impurity concentration of a p-type impurity is, for example, 1 ⁇ 10 18 cm ⁇ 3 or more and 1 ⁇ 10 20 cm ⁇ 3 or less.
- the SiC substrate 110 functions as a collector region of the IGBT 500 .
- a front face of the SiC substrate 110 is, for example, a face inclined at 0° or more and 10° or less with respect to a (0001) face (silicon face).
- a back face of the SiC substrate 110 is, for example, a face inclined at 0° or more and 10° or less with respect to a (000-1) face (carbon face).
- the SiC layer 12 is provided on the SiC substrate 110 .
- the SiC layer 12 for example, includes N (nitrogen) as an n-type impurity.
- a concentration of the n-type impurity in the SiC layer 12 is, for example, 1 ⁇ 10 14 cm ⁇ 3 or more and 1 ⁇ 10 17 cm ⁇ 3 or less.
- the SiC layer 12 is, for example, an epitaxial layer of SiC formed on the SiC substrate 110 by epitaxial growing.
- a front face of the SiC layer 12 is a face inclined at 0° or more and 10° or less with respect to a silicon face.
- a film thickness of the SiC layer 12 is, for example, 5 ⁇ m or more and 150 ⁇ m or less.
- the n ⁇ -type drift region 14 is provided between the p-base region 116 and the SiC substrate 110 .
- the drift region 14 for example, includes N (nitrogen) as an n-type impurity.
- a concentration of the n-type impurity in the drift region 14 is, for example, 1 ⁇ 10 14 cm ⁇ 3 or more and 1 ⁇ 10 17 cm ⁇ 3 or less.
- the p-type p-base region 116 is provided between the emitter region 118 and the SiC substrate 110 .
- the p-base region 116 functions as a channel region of the IGBT 500 .
- the p-base region 116 includes Al (aluminum) as a p-type impurity.
- a concentration of the p-type impurity in the p-base region 116 is, for example, 5 ⁇ 10 15 cm ⁇ 3 or more and 1 ⁇ 10 18 cm ⁇ 3 or less.
- the depth of the p-base region 116 is, for example, 0.6 ⁇ m or more and 1.2 ⁇ m or less.
- the emitter region 118 includes N (nitrogen) as an n-type impurity.
- a concentration of the n-type impurity in the emitter region 118 is, for example, 1 ⁇ 10 18 cm ⁇ 3 or more and 1 ⁇ 10 22 cm ⁇ 3 or less.
- the depth of the emitter region 118 is shallower than the depth of the p-base region 116 .
- the depth of the emitter region 118 is, for example, around 0.3 ⁇ m.
- the p + -type p-base contact region 120 is provided in the p-base region 116 .
- the p-base contact region 120 is provided on a side of the emitter region 118 .
- the p-base contact region 120 includes Al (aluminum) as a p-type impurity.
- a concentration of the p-type impurity in the p-base contact region 120 is higher than a concentration of a p-type impurity in the p-base region 116 .
- the concentration is 1 ⁇ 10 18 cm ⁇ 3 or more and 1 ⁇ 10 22 cm ⁇ 3 or less.
- the depth of the p-base contact region 120 is shallower than the depth of the p-base region 116 and, for example, around 0.3 ⁇ m.
- the trench 50 is provided in the SiC layer 12 .
- a side face of the trench 50 is, for example, an m face or an a face.
- the depth of the trench 50 is shallower than a maximum depth of the p-base region 116 .
- the boundary 15 between the p-base region 116 and the drift region 14 includes a first region 15 a , a second region 15 b , a third region 15 c , and a fourth region 15 d.
- a distance from a front face of the SiC layer 12 to the first region 15 a increases as a distance from the trench 50 increases.
- the first region 15 a includes a first inclination angle ( ⁇ in FIG. 1 ).
- a shortest distance between the first region 15 a and a side face of the trench 50 (d in FIG. 1 ) is 0 ⁇ m or more and 0.3 ⁇ m or less.
- the fourth region 15 d is substantially perpendicular to a front face of the SiC layer 12 .
- the first region 15 a is provided between the fourth region 15 d and the trench 50 .
- the fourth region 15 d is provided between the third region 15 c and the first region 15 a.
- the gate insulating film 28 is provided on a side face and a bottom face of the trench 50 . At least a part of the gate insulating film 28 comes into contact with the emitter region 118 , the p-base region 116 , and the drift region 14 .
- the gate insulating film 28 is provided between the SiC layer 12 and the gate electrode 30 .
- an oxide film is used for the gate insulating film 28 .
- a silicon oxide film, a silicon oxynitride film, or a high-k insulating film can be used for the gate insulating film 28 .
- the gate electrode 30 is provided on the gate insulating film 28 .
- doped polysilicon can be used for the gate electrode 30 .
- the interlayer insulating film 32 is provided on the gate electrode 30 .
- the interlayer insulating film 32 is formed of, for example, a silicon oxide film.
- the emitter electrode 134 is provided on the SiC layer 12 .
- the emitter electrode 134 is electrically connected to the emitter region 118 and the p-base contact region 120 .
- the emitter electrode 134 functions as a p-base electrode which applies a potential to the p-base region 116 .
- the emitter electrode 134 is a conductive material.
- the emitter electrode 134 is, for example, metal or metal silicide.
- the emitter electrode 134 has a lamination structure of, for example, a nickel silicide layer and an aluminum (Al) layer on the nickel silicide layer.
- the collector electrode 136 is provided on a side opposite to the SiC layer 12 of the SiC substrate 110 , specifically on a back face side.
- the collector electrode 136 is electrically connected to the SiC substrate 110 .
- the collector electrode 136 is a conductive material.
- the collector electrode 136 is, for example, metal or metal silicide.
- the collector electrode 136 has a lamination structure of, for example, a nickel silicide layer and a gold (Au) layer on the nickel silicide layer.
- an n-type impurity is preferably such as N (nitrogen) and P (phosphorus). However, such as As (arsenic) or Sb (antimony) is applicable.
- a p-type impurity is preferably such as Al (aluminum). However, such as B (boron), Ga (gallium), or In (indium) is applicable.
- the IGBT of the embodiment as with the MISFET of the first embodiment, a trade-off relation between a maximum electric field and an on-resistance in the gate insulating film 28 is improved. Therefore, a breakdown voltage of the gate insulating film 28 is increased. Further, punch-through in a channel region is suppressed, and a breakdown voltage between emitter collectors is increased. Accordingly, an IGBT having a high breakdown voltage can be realized.
- a device in which an n-type and a p-type are inverted also can improve characteristics thereof.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Manufacturing & Machinery (AREA)
- Electrodes Of Semiconductors (AREA)
Abstract
A semiconductor device according to embodiments includes, a SiC substrate, SiC layer, a trench having a side face and a bottom face, a first conductivity type first SiC region, a second conductivity type second SiC region between the first SiC region and the SiC substrate, a first conductivity type third SiC region between the second SiC region and the SiC substrate, a boundary between the second SiC region and the third SiC region provided at a side of the side face, the boundary including a first region, a distance between the first region and a front face of the SiC layer increasing as a distance from the side face to the first region increasing, and distance from the side face to the first region being 0 μm or more and 0.3 μm or less, a gate insulating film and gate insulating film.
Description
- This application is based upon and claims the benefit of priority from Japanese Patent Application No. 2015-159199, filed on Aug. 11, 2015, the entire contents of which are incorporated herein by reference.
- Embodiments described herein relate generally to a semiconductor device.
- SiC (silicon carbide) is expected to serve as a material for a next-generation semiconductor device. SiC has more excellent physical properties in comparison with Si (silicon): band gap, three times; breakdown field strength, approximately ten times; and thermal conductivity, approximately three times. A low loss semiconductor device which can operate at a high temperature can be realized by using such properties.
- However, for example, in the case where a metal insulator semiconductor (MIS) structure is formed by using SiC, since a breakdown voltage of SiC is high, a breakdown voltage of a gate insulating film may become lower than a breakdown voltage of a semiconductor. Especially, in the case where the MIS structure is formed in a trench to increase integrity of the device, there is a problem that a breakdown voltage of the gate insulating film is decreased by electric field concentration at a bottom of the trench.
-
FIG. 1 is a schematic sectional view of an example of a semiconductor device according to a first embodiment; -
FIG. 2 is a schematic sectional view of an another example of the semiconductor device according to the first embodiment; -
FIG. 3 is a schematic sectional view of a semiconductor device in manufacturing according to the first embodiment; -
FIG. 4 is a schematic sectional view of a semiconductor device in manufacturing according to the first embodiment; -
FIG. 5 is a schematic sectional view of a semiconductor device in manufacturing according to the first embodiment; -
FIG. 6 is a schematic sectional view of a semiconductor device in manufacturing according to the first embodiment; -
FIG. 7 is a schematic sectional view of a semiconductor device in manufacturing according to the first embodiment; -
FIG. 8 is a schematic sectional view of an example of a semiconductor device according to a comparative embodiment; -
FIG. 9 is a schematic sectional view of another example of the semiconductor device according to the first embodiment; -
FIG. 10 is an explanatory diagram of functions and effects of the semiconductor device according to the first embodiment; -
FIG. 11 is an explanatory diagram of functions and effects of the semiconductor device according to the first embodiment; -
FIG. 12 is an explanatory diagram of functions and effects of the semiconductor device according to the first embodiment; -
FIG. 13 is a schematic sectional view of a semiconductor device according to a second embodiment; -
FIG. 14 is a schematic sectional view of a semiconductor device according to a comparative embodiment; -
FIG. 15 is an explanatory diagram of functions and effects of the semiconductor device according to the second embodiment; -
FIG. 16 is a schematic sectional view of a semiconductor device according to a third embodiment; -
FIG. 17 is a schematic sectional view of a semiconductor device according to a fourth embodiment; and -
FIG. 18 is a schematic sectional view of a semiconductor device according to a fifth embodiment. - A semiconductor device, comprising: a SiC substrate; a SiC layer provided on the SiC substrate, the SiC layer including a first trench at a side of front face of the SiC layer, the first trench including a side face and a bottom face; a first conductivity type first SiC region provided in the SiC layer; a second conductivity type second SiC region provided between the first SiC region and the SiC substrate in the SiC layer; a first conductivity type third SiC region provided between the second SiC region and the SiC substrate in the SiC layer, a boundary between the second SiC region and the third SiC region disposed at a side of the side face of the first trench, the boundary including a first region, a distance between the first region and the front face of the SiC layer increasing as a distance from the side face of the first trench to the first region increasing, a distance between the side face of the first trench to an end of the first region close to the first trench being 0 μm or more and 0.3 μm or less; a gate insulating film provided on the side face and the bottom face of the first trench; and a gate electrode, the gate insulating film disposed between the gate electrode and the first SiC region, the second SiC region, and the third SiC region.
- Embodiments of the present disclosure will be described below with reference to drawings. In description below, same or similar members will be denoted by same reference characters, and description of members already described will be appropriately omitted.
- Further, in description below, symbols of n+, n, n− and p+, p, p− indicate relative height of an impurity concentration in each conduction type. Specifically, n+ indicates that an impurity concentration of an n-type is relatively higher than n, and n− indicates that the impurity concentration of the n-type is relatively lower than n. Furthermore, p+ indicates that an impurity concentration of a p-type is relatively higher than p, and p indicates that the impurity concentration of the p-type is relatively lower than p. An n+-type and an n−-type may be simply written as an n-type, and a p+-type and a p−-type may be simply written as a p-type.
- A semiconductor device according to a first embodiment includes, a SiC substrate; a SiC layer provided on the SiC substrate, the SiC layer including a first trench at a side of front face of the SiC layer, the first trench including a side face and a bottom face; a first conductivity type first SiC region provided in the SiC layer; a second conductivity type second SiC region provided between the first SiC region and the SiC substrate in the SiC layer; a first conductivity type third SiC region provided between the second SiC region and the SiC substrate in the SiC layer, a boundary between the second SiC region and the third SiC region disposed at a side of the side face of the first trench, the boundary including a first region, a distance between the first region and the front face of the SiC layer increasing as a distance from the side face of the first trench to the first region increasing, a distance between the side face of the first trench to an end of the first region close to the first trench being 0 μm or more and 0.3 μm or less; a gate insulating film provided on the side face and the bottom face of the first trench; and a gate electrode, the gate insulating film disposed between the gate electrode and the first SiC region, the second SiC region, and the third SiC region.
-
FIG. 1 is a schematic sectional view of an example of a configuration of a MISFET which is a semiconductor device according to the present embodiment. - A
MISFET 100 is an n-type MISFET in which an electron is a carrier. TheMISFET 100 is a vertical type device. TheMISFET 100 is a trench-gate type MISFET in which a gate insulating film and a gate electrode are provided in a trench. - The
MISFET 100 includes aSiC substrate 10, aSiC layer 12, a drift region (third SiC region) 14, anboundary 15, afirst region 15 a, asecond region 15 b, athird region 15 c, afourth region 15 d, a p-well region (second SiC region) 16, a source region (first SiC region) 18, a p-well contact region (fourth SiC region) 20, a gate insulating film (insulating film) 28, agate electrode 30, an interlayerinsulating film 32, a source electrode (first electrode) 34, a drain electrode (second electrode) 36, and a trench (first trench) 50. - In the present description, with respect to faces of such as the
SiC substrate 10, a face on an upper side inFIG. 1 is called a front face, and a face on a lower side is called a back face. - The
MISFET 100 includes the n+-type SiC substrate 10. TheSiC substrate 10 is, for example, a SiC substrate of 4H-SiC including N (nitrogen) as an n-type impurity. An impurity concentration of an n-type impurity is, for example, 1×1018 cm−3 or more and 1×1020 cm−3 or less. TheSiC substrate 10 functions as a drain region of theMISFET 100. - A front face of the
SiC substrate 10 is, for example, a face inclined at 0° or more and 10° or less with respect to a (0001) face (silicon face). A back face of theSiC substrate 10 is, for example, a face inclined at 0° or more and 10° or less with respect to a (000-1) face (carbon face). - The
SiC layer 12 is provided on theSiC substrate 10. TheSiC layer 12, for example, includes N (nitrogen) as an n-type impurity. A concentration of the n-type impurity in theSiC layer 12 is, for example, 1×1014 cm−3 or more and 1×1017 cm−3 or less. TheSiC layer 12 is, for example, an epitaxial layer of SiC formed on theSiC substrate 10 by epitaxial growing. - A front face or surface of the
SiC layer 12 is a face inclined at 0° or more and 10° or less with respect to a silicon face. A film thickness of theSiC layer 12 is, for example, 5 μm or more and 150 μm or less. - The
SiC layer 12 includes atrench 50 extending toward theSiC substrate 10 from a front face of theSiC layer 12 and including a side face and a bottom face. Thetrench 50 is disposed at a surface side of the SiC layer - The drift region (third SiC region) 14, the p-well region (second SiC region) 16, the source region (first SiC region) 18, the p-well contact region (fourth SiC region) 20 are provided in the
SiC layer 12. - The n−-
type drift region 14 is provided between the p-well region 16 and theSiC substrate 10. Thedrift region 14, for example, includes N (nitrogen) as an n-type impurity. A concentration of the n-type impurity in thedrift region 14 is, for example, 1×1014 cm−3 or more and 1×1017 cm−3 or less. - A p-type p-
well region 16 is provided between thesource region 18 and theSiC substrate 10. The p-well region 16 functions as a channel region of theMISFET 100. - The p-
well region 16, for example, includes Al (aluminum) as a p-type impurity. A concentration of the p-type impurity in the p-well region 16 is, for example, 5×1015 cm−3 or more and 1×1018 cm−3 or less. The depth of the p-well region 16 is, for example, 0.6 μm or more and 1.2 μm or less. - The n+-
type source region 18 is provided in the p-well region 16. A part of thesource region 18 comes into contact with a front face of theSiC layer 12. - The
source region 18, for example, includes N (nitrogen) as an n-type impurity. A concentration of the n-type impurity in thesource region 18 is, for example, 1×1018 cm−3 or more and 1×1022 cm−3 or less. The depth of thesource region 18 is shallower than the depth of the p-well region 16. The depth of thesource region 18 is, for example, around 0.3 μm. - Further, the p+-type p-
well contact region 20 is provided in the p-well region 16. The p-well contact region 20 is provided on a side of thesource region 18. - The p-
well contact region 20, for example, includes Al (aluminum) as a p-type impurity. A concentration of the p-type impurity in the p-well contact region 20 is higher than a concentration of a p-type impurity in the p-well region 16. For example, the concentration is 1×1018 cm−3 or more and 1×1022 cm−3 or less. The depth of the p-well contact region 20 is shallower than the depth of the p-well region 16 and, for example, around 0.3 μm. - The
trench 50 is provided in theSiC layer 12. The trench extends toward theSiC substrate 10 from the front face of theSiC layer 12. A side face of thetrench 50 is, for example, an m face or an a face. The depth of thetrench 50 is shallower than a maximum depth of the p-well region 16. - A
boundary 15 between the p-well region 16 and thedrift region 14 provided at a side of the side face of thetrench 50. Theboundary 15 between the p-well region 16 and thedrift region 14 comes into contact with a side face of thetrench 50. Theboundary 15 between the p-well region 16 and thedrift region 14 includes thefirst region 15 a, thesecond region 15 b, thethird region 15 c, and thefourth region 15 d. An interior angle of the p-well region 16 at theboundary 15 is 90° or more. - A distance between a front face of the
SiC layer 12 and thefirst region 15 a increases as a distance from thetrench 50 to thefirst region 15 a increases. Thefirst region 15 a has a first inclination angle (θ inFIG. 1 ). The first inclination angle (θ inFIG. 1 ) is larger than 0°. The first inclination angle may be 15° or more and 70° or less. Thefirst region 15 a may have a first position and a second position. The first position is closer to thetrench 50 than the second position. A distance between the second position and the front face of theSiC layer 12 is larger than a distance between the first position and the front face of theSiC layer 12. A distance between the second position and a back face of theSiC substrate 10 is smaller than a distance between the first position and the back face of theSiC substrate 10. A shortest distance between thefirst region 15 a and a side face of the trench 50 (d inFIG. 1 ) is 0 μm or more and 0.3 μm or less. A distance between the side face of thetrench 50 to an end of thefirst region 15 a close to the first trench (d inFIG. 1 ) is 0 μm or more and 0.3 μm or less. - The
second region 15 b is substantially parallel to a front face of theSiC layer 12. Thesecond region 15 b is provided between thefirst region 15 a and thetrench 50. Thesecond region 15 b comes into contact with a side face of thetrench 50. - The
third region 15 c is substantially parallel to a front face of theSiC layer 12. Thefirst region 15 a is provided between thethird region 15 c and thetrench 50. - The
fourth region 15 d is substantially perpendicular to a front face of theSiC layer 12. Thefirst region 15 a is provided between thefourth region 15 d and thetrench 50. Thefourth region 15 d is provided between thethird region 15 c and thefirst region 15 a. - A shape of the
boundary 15 between the p-well region 16 and thedrift region 14 can be monitored, for example, by a scanning capacitance microscopy. - The
gate insulating film 28 is provided on a side face and a bottom face of thetrench 50. At least a part of thegate insulating film 28 comes into contact with thesource region 18, the p-well region 16, and thedrift region 14. Thegate insulating film 28 is provided between theSiC layer 12 and thegate electrode 30. - For example, an oxide film is used for the
gate insulating film 28. For example, a silicon oxide film, a silicon oxynitride film, or a high-k insulating film can be used for thegate insulating film 28. - The
gate electrode 30 is provided on thegate insulating film 28. For example, doped polysilicon can be used for thegate electrode 30. - The
interlayer insulating film 32 is provided on thegate electrode 30. Theinterlayer insulating film 32 is formed of, for example, a silicon oxide film. - The
source electrode 34 is provided on theSiC layer 12. Asource electrode 34 is electrically connected to thesource region 18 and the p-well contact region 20. The source electrode 34 functions as a p-well electrode which applies a potential to the p-well region 16. - The
source electrode 34 is a conductive material. Thesource electrode 34 is, for example, metal or metal silicide. Thesource electrode 34 has a lamination structure of, for example, a nickel silicide layer and an aluminum (Al) layer on the nickel silicide layer. - The
drain electrode 36 is provided on a side opposite to theSiC layer 12 of theSiC substrate 10, specifically on a back face side. Thedrain electrode 36 is electrically connected to theSiC substrate 10. - The
drain electrode 36 is a conductive material. Thedrain electrode 36 is, for example, metal or metal silicide. Thedrain electrode 36 has a lamination structure of, for example, a nickel silicide layer and a gold (Au) layer on the nickel silicide layer. - In the present embodiment, an n-type impurity is preferably such as N (nitrogen) and P (phosphorus). However, such as As (arsenic) or Sb (antimony) is applicable. Further, a p-type impurity is preferably such as Al (aluminum). However, such as B (boron), Ga (gallium), or In (indium) is applicable.
-
FIG. 2 is a schematic sectional view illustrating another example of a configuration of a MISFET which is a semiconductor device according to the present embodiment. - A
MISFET 101 indicates a state in which a distance between thefirst region 15 a and a side face of thetrench 50 is 0 μm. Specifically, theMISFET 101 does not include thesecond region 15 b, and thefirst region 15 a directly contacts with a side face of thetrench 50. - Next, an example of a semiconductor device manufacturing method according to the present embodiment will be described.
FIGS. 3 to 7 are schematic sectional views of a semiconductor device in manufacturing by the semiconductor device manufacturing method according to the present embodiment. - First, an n+-
type SiC substrate 10 is prepared which includes a front face which is a silicon face and a back face which is a carbon face. Next, an n−-type SiC layer 12 is formed on the front face of theSiC substrate 10 by an epitaxial growth method (FIG. 3 ). - Next, a
photoresist 60 is formed in a predetermined region by a known photolithography method (FIG. 4 ). - Next, a
photoresist 60 heat-shrinks by heat treatment. A side face of thephotoresist 60 is tapered by heat shrinkage. - Then, a p-type impurity is ion-implanted into the
SiC layer 12 by using thephotoresist 60 as a mask (FIG. 5 ). An accelerating voltage of the p-type impurity is set such that the p-type impurity passes through thephotoresist 60 and reaches theSiC layer 12. - The p-
well region 16 is formed by which a p-type impurity is ion-implanted. Thedrift region 14 is provided between the p-well region 16 and theSiC substrate 10. The p-type impurity is, for example, aluminum (Al). - A shape of the
photoresist 60 is reflected to a shape of theboundary 15 between the p-well region 16 and thedrift region 14. Theboundary 15 is formed which includes thefirst region 15 a, thesecond region 15 b, thethird region 15 c, and thefourth region 15 d. - Next, the
trench 50 is formed in the SiC layer 12 (FIG. 6 ). Thetrench 50 is formed by a known photolithography method and a known dry etching method. - Next, the
gate insulating film 28 is formed on a side face and a bottom face of thetrench 50. Thegate insulating film 28 is, for example, formed by thermally oxidizing the side face and the bottom face of thetrench 50. Thegate insulating film 28 can be formed by an LPCVD method. Next, thegate electrode 30 is formed on thegate insulating film 28 by a known method (FIG. 7 ). Thegate electrode 30 is, for example, doped polysilicon formed by the LPCVD method. - Then, an
interlayer insulating film 32, asource electrode 34, and adrain electrode 36 are formed by a known process, and theMISFET 100 according to the present embodiment illustrated inFIG. 1 is manufactured. - Functions and effects of a semiconductor device according to the present embodiment will be described below.
- A trench-gate type MISFET has a problem that a breakdown voltage of a gate insulating film is decreased by electric field concentration at a bottom of the trench when the MISFET is in an off-state. Especially, by electric field concentration at a bottom corner of the trench, a breakdown voltage of the gate insulating film is decreased, and a breakdown voltage of the MISFET is decreased.
-
FIG. 8 is a schematic sectional view illustrating an example of a configuration of a MISFET according to a comparative embodiment. In the comparative embodiment, the depth of a part of the p-well region 16 is increased to relax the electric field concentration at a bottom of the trench. When aMISFET 800 is in an off-state, a depletion layer extends from the deep p-well region 16 to thetrench 50 side, and an electric field is relaxed at a bottom corner of the trench. Therefore, a breakdown voltage of the gate insulating film is improved. - On the other hand, when the
MISFET 800 is an on-state, because the deep p-well region 16 exists, a resistance of thedrift region 14 between the p-well region 16 and a side face of thetrench 50 is increased. Therefore, there is a new problem that an on-resistance of theMISFET 800 is increased. -
FIG. 9 is a schematic sectional view illustrating another example of a configuration of a MISFET according to the present embodiment.FIG. 9 illustrates a configuration similar to the configuration of theMISFET 101 illustrated inFIG. 2 . - A relation between the maximum electric field and an on-resistance in a gate insulating film is calculated by simulation by changing a channel length (Lch in
FIG. 9 ) of theMISFET 101. The channel length is set to 0.1 μm, 0.2 μm, and 0.3 μm. When the channel length is changed, theboundary 15 is moved up and down in a state in which a shape of theboundary 15 is maintained. Further, the first inclination angle θ is fixed to 45°. - Similarly, also in the
MISFET 800 according to the comparative embodiment, a relation between a maximum electric field and an on-resistance in the gate insulating film is calculated by simulation by changing a channel length (Lch inFIG. 8 ). The channel length is set to 0.1 μm, 0.2 μm, 0.3 μm, 0.4 μm, 0.5 μm, and 0.6 μm. -
FIG. 10 is an explanatory diagram of functions and effects of a semiconductor device according to the present embodiment.FIG. 10 is a diagram illustrating a relation between a maximum electric field and an on-resistance in thegate insulating film 28. As illustrated inFIG. 10 , the maximum electric field and the on-resistance in thegate insulating film 28 are in a trade-off relation both in the embodiment and the comparative embodiment. - When the channel lengths (Lch) of the
MISFETs well region 16 is decreased at a bottom corner of thetrench 50, and a maximum electric field in thegate insulating film 28 is increased. Therefore, a breakdown voltage of thegate insulating film 28 is decreased. - Further, when channel lengths (Lch) of the
MISFETs - As illustrated in
FIG. 10 , in the embodiment in comparison with the comparative embodiment, a trade-off relation between a maximum electric field and an on-resistance in thegate insulating film 28 is improved. This may be because, in the case of the embodiment, (1) as indicated by a white arrow inFIG. 9 , an on-current flows along the inclinedfirst region 15 a, and therefore an on-resistance is decreased in comparison with the comparative embodiment, and (2) a depletion layer extends toward thetrench 50 from the inclinedfirst region 15 a, and therefore, in comparison with the comparative embodiment, an electric field relaxation effect is increased at a bottom corner of thetrench 50. Therefore, in the case of comparing at a same on-resistance, the maximum electric field in thegate insulating film 28 is relaxed, and a breakdown voltage of thegate insulating film 28 is improved in theMISFET 101 according to the embodiment. -
FIG. 11 is an explanatory diagram of functions and effects of a semiconductor device according to the present embodiment.FIG. 11 indicates a result of a relation between a distance (d inFIG. 1 ) between thefirst region 15 a and a side face of thetrench 50 and a breakdown voltage of theMISFET 100, which is determined by a simulation, in a structure of theMISFET 100 illustrated inFIG. 1 . - A breakdown voltage indicated by a vertical axis is a breakdown voltage between the
source electrode 34 and thedrain electrode 36. In the simulation, a channel length (Lch inFIG. 1 ) is fixed to 0.1 μm. - As illustrated in
FIG. 11 , when a distance between thefirst region 15 a and a side face of thetrench 50 exceeds 0.3 μm, a breakdown voltage is drastically reduced. When the distance is 0.2 μm or less, a high breakdown voltage is stably maintained. - The MISFET according to the embodiment includes the inclined
first region 15 a. Since thefirst region 15 a is inclined, extension of a depletion layer toward a channel region from thedrift region 14 is suppressed when the MISFET is in an off-state. Therefore, when a channel length is shortened, punch-through of the MISFET is suppressed, and a breakdown voltage of the MISFET is improved. - When a distance between the
first region 15 a and a side face of thetrench 50 is excessively increased, an effect to suppress the extension of a depletion layer toward a channel region from thedrift region 14 is reduced. Therefore, a breakdown voltage of the MISFET is reduced. - As a result indicated in
FIG. 11 , a shortest distance between thefirst region 15 a and a side face of the trench 50 (d inFIG. 1 ) is preferably 0 μm or more and 0.3 μm or less to improve a breakdown voltage of the MISFET. The distance between thefirst region 15 a and a side face of the trench 50 (d inFIG. 1 ) is more preferably 0.2 μm or less and further preferably 0.1 μm or less. -
FIG. 12 is a diagram illustrating functions and effects of a semiconductor device according to the present embodiment. A relation between a maximum electric field and an on-resistance in a gate insulating film is calculated by simulation by changing the first inclination angle θ of thefirst region 15 a in theMISFET 101 illustrated inFIG. 9 . A voltage applied between thesource electrode 34 and thedrain electrode 36 is set to 1200 V. - To reduce an on-resistance in comparison with a planer-type MISFET, the on-resistance is preferably 2 mg) cm2 or less. Further, in the case where the
gate insulating film 28 is a silicon oxide film, a maximum electric field is preferably 3 MV/cm or less in terms of securing a breakdown voltage of thegate insulating film 28. Therefore, the first inclination angle A is preferably 15° or more and 60° or less. - In terms of improving a breakdown voltage of the
gate insulating film 28, film thickness of thegate insulating film 28 on a bottom face of thetrench 50 is preferably thicker than a film thickness of thegate insulating film 28 on a side face of thetrench 50. - According to the MISFET of the embodiment, a trade-off relation between a maximum electric field and an on-resistance in the
gate insulating film 28 is improved. Therefore, a breakdown voltage of thegate insulating film 28 is increased. Further, punch-through in a channel region is suppressed, and a breakdown voltage between source drains is increased. Accordingly, a MISFET having a high breakdown voltage can be realized. - A semiconductor device according to a second embodiment is similar to the semiconductor device according to the first embodiment other than that a boundary between a second SiC region and a third SiC region does not include a fourth region. Therefore, description of contents already described in the first embodiment will be omitted.
-
FIG. 13 is a schematic sectional view illustrating a configuration of a MISFET which is a semiconductor device according to the present embodiment. AMISFET 200 is a trench-gate type MOSFET. - A
boundary 15 between a p-well region 16 and adrift region 14 comes into contact with a side face of atrench 50. Theboundary 15 between the p-well region 16 and thedrift region 14 includes afirst region 15 a and athird region 15 c. - The
first region 15 a comes into contact with a side face of thetrench 50. Further, theboundary 15 between the p-well region 16 and thedrift region 14 does not include a bending portion with an angle of 90° or less. -
FIG. 14 is a schematic sectional view illustrating an example of a configuration of a MISFET according to a comparative embodiment. In the comparative embodiment, the depth of a part of the p-well region 16 is increased to relax electric field concentration at a bottom of thetrench 50. When aMISFET 900 is in an off-state, a depletion layer extends from the deep p-well region 16 to thetrench 50 side, and an electric field is relaxed at a bottom corner of thetrench 50. Therefore, a breakdown voltage of agate insulating film 28 is improved. - A relation between a maximum electric field and an on-resistance in the
gate insulating film 28 is calculated by simulation by changing a channel length (Lch inFIG. 13 ) of theMISFET 200. The channel length is set to 0.1 μm, 0.2 μm, 0.3 μm, 0.4 μm, 0.5 μm, and 0.6 μm. The first inclination angle θ is fixed to 45°. - Similarly, also in the
MISFET 900 according to the comparative embodiment, the relation between the maximum electric field and an on-resistance in the gate insulating film is calculated by simulation by changing a channel length (Lch inFIG. 14 ). The channel length is set to 0.2 μm, 0.3 μm, 0.4 μm, 0.5 μm, and 0.6 μm. -
FIG. 15 is an explanatory diagram of functions and effects of a semiconductor device according to the present embodiment.FIG. 15 is a view illustrating a relation between a maximum electric field and an on-resistance in a gate insulating film. - As illustrated in
FIG. 15 , in the embodiment in comparison with the comparative embodiment, a trade-off relation between a maximum electric field and an on-resistance in thegate insulating film 28 is improved. Therefore, in the case of comparing at a same on-resistance, the maximum electric field in thegate insulating film 28 is relaxed and a breakdown voltage of thegate insulating film 28 is improved in theMISFET 200 according to the embodiment. - According to the MISFET of the present embodiment, as with the MISFET of the first embodiment, a breakdown voltage of the
gate insulating film 28 and a breakdown voltage between source drains are increased. Further, theboundary 15 does not include a bending portion with an angle of 90° or less. Therefore, electric field concentration at theboundary 15 is suppressed when the MISFET is in an off-state, and a breakdown at theboundary 15 is suppressed. Accordingly, a MISFET having a further high breakdown voltage can be realized. - A semiconductor device according to a third embodiment is similar to the semiconductor device according to the first embodiment other than that a second conductivity type fifth SiC region is further included. The fifth SiC region is provided between a bottom face of a trench and a third SiC region in a SiC layer and contacted with the bottom face. Therefore, description of contents already described in the first embodiment will be omitted.
-
FIG. 16 is a schematic sectional view illustrating a configuration of a MISFET which is a semiconductor device according to the present embodiment. AMISFET 300 is a trench-gate type MOSFET. - The
MISFET 300 includes a p-type electricfield relaxation region 40 in aSiC layer 12. The electricfield relaxation region 40 is provided between a bottom face of atrench 50 and adrift region 14. The electricfield relaxation region 40 has a function to relax electric field concentration at a bottom of thetrench 50 when theMISFET 300 is in an off-state. - The electric
field relaxation region 40, for example, includes Al (aluminum) as a p-type impurity. A concentration of the p-type impurity in the electricfield relaxation region 40 is, for example, 1×1017 cm−3 or more and 1×1019 cm3 or less. - According to the MISFET of the present embodiment, as with the MISFET of the first embodiment, a breakdown voltage of a
gate insulating film 28 and a breakdown voltage between source drains are increased. Further, a breakdown voltage of thegate insulating film 28 at a bottom of thetrench 50 is further improved by including the electricfield relaxation region 40. - A semiconductor device according to a fourth embodiment is similar to the semiconductor device according to the first embodiment other than that the SiC layer includes a second trench at the side of front face of the SiC layer, the first SiC region is provided between the first trench and the second trench, and at least a part of the first electrode is disposed in the second trench. Therefore, description of contents already described in the first embodiment will be omitted.
-
FIG. 17 is a schematic sectional view illustrating a configuration of a MISFET which is a semiconductor device according to the present embodiment. AMISFET 400 is a trench-gate type MOSFET. - In the
MISFET 400, thesource electrode 34 is provided in a trench (second trench) 55 provided in aSiC layer 12. A p+-type p-well contact region 20 is provided at a bottom or on a side face of thetrench 55. - According to the MISFET of the present embodiment, as with the MISFET of the first embodiment, a breakdown voltage of the
gate insulating film 28 and a breakdown voltage between source drains are increased. Further, a contact structure can be scaled-down by providing thesource electrode 34 in thetrench 55. - Further, by providing the
source electrode 34 in thetrench 55, a deep p-well region 16 can be easily formed. Specifically, after thetrench 55 is formed in theSiC layer 12, the deep p-well region 16 can be easily formed by forming the p-well region 16 by ion implantation into a bottom of thetrench 55. - A semiconductor device according to a fifth embodiment is similar to the semiconductor device according to the first embodiment other than that an insulated gate bipolar transistor (IGBT) is used instead of a MISFET. Therefore, description of contents already described in the first embodiment will be omitted.
-
FIG. 18 is a schematic sectional view illustrating a configuration of an IGBT which is a semiconductor device according to the present embodiment. AnIGBT 500 is a trench-gate type IGBT in which a gate insulating film and a gate electrode are provided in a trench. - The
IGBT 500 includes aSiC substrate 110, aSiC layer 12, a drift region (third SiC region) 14, anboundary 15, afirst region 15 a, asecond region 15 b, athird region 15 c, afourth region 15 d, a p-base region (second SiC region) 116, an emitter region (first SiC region) 118, a p-base contact region (fourth SiC region) 120, a gate insulating film (insulating film) 28, agate electrode 30, aninterlayer insulating film 32, an emitter electrode (electrode) 134, acollector electrode 136, and atrench 50. - The
IGBT 500 includes a p+-type SiC substrate 110. TheSiC substrate 110 is, for example, a SiC substrate of 4H-SiC including Al (aluminum) as a p-type impurity. An impurity concentration of a p-type impurity is, for example, 1×1018 cm−3 or more and 1×1020 cm−3 or less. TheSiC substrate 110 functions as a collector region of theIGBT 500. - A front face of the
SiC substrate 110 is, for example, a face inclined at 0° or more and 10° or less with respect to a (0001) face (silicon face). A back face of theSiC substrate 110 is, for example, a face inclined at 0° or more and 10° or less with respect to a (000-1) face (carbon face). - The
SiC layer 12 is provided on theSiC substrate 110. TheSiC layer 12, for example, includes N (nitrogen) as an n-type impurity. A concentration of the n-type impurity in theSiC layer 12 is, for example, 1×1014 cm−3 or more and 1×1017 cm−3 or less. TheSiC layer 12 is, for example, an epitaxial layer of SiC formed on theSiC substrate 110 by epitaxial growing. - A front face of the
SiC layer 12 is a face inclined at 0° or more and 10° or less with respect to a silicon face. A film thickness of theSiC layer 12 is, for example, 5 μm or more and 150 μm or less. - The drift region (third SiC region) 14, the p-base region (second SiC region) 116, the emitter region (first SiC region) 118, the p-base contact region (fourth SiC region) 120 are provided in the
SiC layer 12. - The n−-
type drift region 14 is provided between the p-base region 116 and theSiC substrate 110. Thedrift region 14, for example, includes N (nitrogen) as an n-type impurity. A concentration of the n-type impurity in thedrift region 14 is, for example, 1×1014 cm−3 or more and 1×1017 cm−3 or less. - The p-type p-
base region 116 is provided between theemitter region 118 and theSiC substrate 110. The p-base region 116 functions as a channel region of theIGBT 500. - The p-
base region 116, for example, includes Al (aluminum) as a p-type impurity. A concentration of the p-type impurity in the p-base region 116 is, for example, 5×1015 cm−3 or more and 1×1018 cm−3 or less. The depth of the p-base region 116 is, for example, 0.6 μm or more and 1.2 μm or less. - The n+-
type emitter region 118 is provided in the p-base region 116. A part of theemitter region 118 comes into contact with a front face of theSiC layer 12. - The
emitter region 118, for example, includes N (nitrogen) as an n-type impurity. A concentration of the n-type impurity in theemitter region 118 is, for example, 1×1018 cm−3 or more and 1×1022 cm−3 or less. The depth of theemitter region 118 is shallower than the depth of the p-base region 116. The depth of theemitter region 118 is, for example, around 0.3 μm. - Further, the p+-type p-base contact region 120 is provided in the p-
base region 116. The p-base contact region 120 is provided on a side of theemitter region 118. - The p-base contact region 120, for example, includes Al (aluminum) as a p-type impurity. A concentration of the p-type impurity in the p-base contact region 120 is higher than a concentration of a p-type impurity in the p-
base region 116. For example, the concentration is 1×1018 cm−3 or more and 1×1022 cm−3 or less. The depth of the p-base contact region 120 is shallower than the depth of the p-base region 116 and, for example, around 0.3 μm. - The
trench 50 is provided in theSiC layer 12. A side face of thetrench 50 is, for example, an m face or an a face. The depth of thetrench 50 is shallower than a maximum depth of the p-base region 116. - A
boundary 15 between the p-base region 116 and thedrift region 14 comes into contact with thetrench 50. - The
boundary 15 between the p-base region 116 and thedrift region 14 includes afirst region 15 a, asecond region 15 b, athird region 15 c, and afourth region 15 d. - A distance from a front face of the
SiC layer 12 to thefirst region 15 a increases as a distance from thetrench 50 increases. Thefirst region 15 a includes a first inclination angle (θ inFIG. 1 ). A shortest distance between thefirst region 15 a and a side face of the trench 50 (d inFIG. 1 ) is 0 μm or more and 0.3 μm or less. - The
second region 15 b is substantially parallel to a front face of theSiC layer 12. Thesecond region 15 b is provided between thefirst region 15 a and thetrench 50. Thesecond region 15 b comes into contact with a side face of thetrench 50. - The
third region 15 c is substantially parallel to a front face of theSiC layer 12. Thefirst region 15 a is provided between thethird region 15 c and thetrench 50. - The
fourth region 15 d is substantially perpendicular to a front face of theSiC layer 12. Thefirst region 15 a is provided between thefourth region 15 d and thetrench 50. Thefourth region 15 d is provided between thethird region 15 c and thefirst region 15 a. - A shape of the
boundary 15 between the p-base region 116 and thedrift region 14 can be monitored, for example, by a scanning capacitance microscopy. - The
gate insulating film 28 is provided on a side face and a bottom face of thetrench 50. At least a part of thegate insulating film 28 comes into contact with theemitter region 118, the p-base region 116, and thedrift region 14. Thegate insulating film 28 is provided between theSiC layer 12 and thegate electrode 30. - For example, an oxide film is used for the
gate insulating film 28. For example, a silicon oxide film, a silicon oxynitride film, or a high-k insulating film can be used for thegate insulating film 28. - The
gate electrode 30 is provided on thegate insulating film 28. For example, doped polysilicon can be used for thegate electrode 30. - The
interlayer insulating film 32 is provided on thegate electrode 30. Theinterlayer insulating film 32 is formed of, for example, a silicon oxide film. - The
emitter electrode 134 is provided on theSiC layer 12. Theemitter electrode 134 is electrically connected to theemitter region 118 and the p-base contact region 120. Theemitter electrode 134 functions as a p-base electrode which applies a potential to the p-base region 116. - The
emitter electrode 134 is a conductive material. Theemitter electrode 134 is, for example, metal or metal silicide. Theemitter electrode 134 has a lamination structure of, for example, a nickel silicide layer and an aluminum (Al) layer on the nickel silicide layer. - The
collector electrode 136 is provided on a side opposite to theSiC layer 12 of theSiC substrate 110, specifically on a back face side. Thecollector electrode 136 is electrically connected to theSiC substrate 110. - The
collector electrode 136 is a conductive material. Thecollector electrode 136 is, for example, metal or metal silicide. Thecollector electrode 136 has a lamination structure of, for example, a nickel silicide layer and a gold (Au) layer on the nickel silicide layer. - In the present embodiment, an n-type impurity is preferably such as N (nitrogen) and P (phosphorus). However, such as As (arsenic) or Sb (antimony) is applicable. Further, a p-type impurity is preferably such as Al (aluminum). However, such as B (boron), Ga (gallium), or In (indium) is applicable.
- According to the IGBT of the embodiment, as with the MISFET of the first embodiment, a trade-off relation between a maximum electric field and an on-resistance in the
gate insulating film 28 is improved. Therefore, a breakdown voltage of thegate insulating film 28 is increased. Further, punch-through in a channel region is suppressed, and a breakdown voltage between emitter collectors is increased. Accordingly, an IGBT having a high breakdown voltage can be realized. - In the first to fifth embodiments, a device in which an n-type and a p-type are inverted also can improve characteristics thereof.
- In the embodiments, an example in which a crystal structure of silicon carbide is 4H-SiC has been described above. However, the present disclosure can be applied to such as 6H-SiC, 3C-SiC, and silicon carbide of other crystal structure.
- While certain embodiments have been described, these embodiments have been presented by way of example only, and are not intended to limit the scope of the inventions. Indeed, the semiconductor device described herein may be embodied in a variety of other forms; furthermore, various omissions, substitutions and changes in the form of the devices and methods described herein may be made without departing from the spirit of the inventions. The accompanying claims and their equivalents are intended to cover such forms or modifications as would fall within the scope and spirit of the inventions.
Claims (21)
1. A semiconductor device, comprising:
a SiC substrate;
a SiC layer provided on the SiC substrate, the SiC layer including a first trench and a second trench at a side of front face of the SiC layer, the first trench including a side face and a first bottom face, the second trench including a second bottom face;
a first conductivity type first SiC region provided in the SiC layer, the first SiC region is provided between the first trench and the second trench;
a second conductivity type second SiC region provided between the first SiC region and the SiC substrate in the SiC layer;
a first conductivity type third SiC region provided between the second SiC region and the SiC substrate in the SiC layer, a boundary between the second SiC region and the third SiC region disposed at a side of the side face of the first trench, the boundary including a first region, a distance between the first region and the front face of the SiC layer increasing as a distance from the side face of the first trench to the first region increasing, a distance between the side face of the first trench to an end of the first region close to the first trench being 0 μm or more and 0.3 μm or less;
a gate insulating film provided on the side face and the first bottom face of the first trench;
a gate electrode, the gate insulating film disposed between the gate electrode and the first SiC region, the second SiC region, and the third SiC region;
a first electrode, at least a part of the first electrode disposed in the second trench; and
a second electrode, the SiC layer and the SiC substrate provided between the first electrode and the second electrode,
wherein a minimum distance between the second electrode and the first trench is larger than a minimum distance between the second electrode and the second SiC region,
a first distance along the side face of the first trench is larger than one half of a second distance along the side face of the first trench, the first distance being a distance between a virtual plane parallel to the front face and the second SiC region, the virtual plane including an end of the gate electrode at a side of the first bottom face, the second distance being a distance between the third SiC region and the first SiC region.
2. The device according to claim 1 , wherein the first region contacts with the side face of the first trench.
3. The device according to claim 1 , wherein the boundary includes a second region substantially parallel to the front face of the SiC layer, the second region is provided between the first region and the first trench, and the second region contacts with the side face of the first trench.
4. The device according to claim 1 , wherein the first region has a first inclination angle with respect to the front face, and the first inclination angle is 15° or more and 70° or less.
5. The device according to claim 1 , wherein the first region has a first inclination angle with respect to the front face, and the first inclination angle is 15° or more and 60° or less.
6. The device according to claim 1 , wherein the boundary includes a third region substantially parallel to the front face, and the first region is provided between the third region and the first trench.
7. The device according to claim 1 , wherein the boundary includes a fourth region substantially perpendicular to the front face, and the first region is provided between the fourth region and the first trench.
8. The device according to claim 1 , wherein the gate insulating film is an oxide film.
9. The device according to claim 1 , wherein a film thickness of the gate insulating film on the first bottom face of the first trench is thicker than a film thickness of the gate insulating film on the side face of the first trench.
10. (canceled)
11. The device according to claim 1 , further comprising a second conductivity type fifth SiC region provided between the first bottom face of the first trench and the third SiC region in the SiC layer, the fifth SiC region being in contact with the first bottom face.
12. (canceled)
13. The device according to claim 1 , further comprising a second conductivity type fourth SiC region provided between the second bottom face of the second trench and the second SiC region in the SiC layer, the fourth SiC region having higher second conductivity type impurity concentration than that of the second SiC region.
14. The device according to claim 1 , wherein an interior angle of the second SiC region at the boundary is 90° or more.
15. The device according to claim 1 , wherein the boundary does not includes a bending portion with an angle of 90° or less.
16. The device according to claim 1 , wherein the first conductivity type is an n-type.
17. The device according to claim 1 , wherein the SiC substrate is a first conductivity type.
18. The device according to claim 1 , wherein the SiC substrate is a second conductivity type.
19. A semiconductor device, comprising:
a SiC substrate;
a SiC layer provided on the SiC substrate, the SiC layer including a first trench and a second trench at a side of front face of the SiC layer, the first trench including a side face and a first bottom face, the second trench including a second bottom face;
a first conductivity type first SiC region provided in the SiC layer, the first SiC region is provided between the first trench and the second trench;
a second conductivity type second SiC region provided between the first SiC region and the SiC substrate in the SiC layer;
a first conductivity type third SiC region provided between the second SiC region and the SiC substrate in the SiC layer, a boundary between the second SiC region and the third SiC region disposed at a side of the side face of the first trench, the boundary including a first region, the first region having a first position and a second position, the first position being closer to the first trench than the second position, a distance between the second position and the front face of the SiC layer being larger than a distance between the first position and the front face of the SiC layer, a distance between the side face of the first trench to an end of the first region close to the first trench being 0 μm or more and 0.3 μm or less;
a gate insulating film provided on the side face and the first bottom face of the first trench;
a gate electrode, the gate insulating film disposed between the gate electrode and the first SiC region, the second SiC region, and the third SiC region;
a first electrode, at least a part of the first electrode disposed in the second trench; and
a second electrode, the SiC layer and the SiC substrate provided between the first electrode and the second electrode,
wherein a minimum distance between the second electrode and the first trench is larger than a minimum distance between the second electrode and the second SiC region,
a first distance along the side face of the first trench is larger than one half of a second distance along the side face of the first trench, the first distance being a distance between a virtual plane parallel to the front face and the second SiC region, the virtual plane including an end of the gate electrode at a side of the first bottom face, the second distance being a distance between the third SiC region and the first SiC region.
20. A semiconductor device, comprising:
a SiC substrate;
a SiC layer provided on the SiC substrate, the SiC layer including a first trench and a second trench at a side of front face of the SiC layer, the first trench including a side face and a first bottom face, the second trench including a second bottom face;
a first conductivity type first SiC region provided in the SiC layer, the first SiC region is provided between the first trench and the second trench;
a second conductivity type second SiC region provided between the first SiC region and the SiC substrate in the SiC layer;
a first conductivity type third SiC region provided between the second SiC region and the SiC substrate in the SiC layer, a boundary between the second SiC region and the third SiC region disposed at a side of the side face of the first trench, the boundary including a first region, the first region having a first position and a second position, the first position being closer to the first trench than the second position, a distance between the second position and a back face of the SiC substrate being smaller than a distance between the first position and the back face of the SiC substrate, a distance between the side face of the first trench to an end of the first region close to the first trench being 0 μm or more and 0.3 μm or less;
a gate insulating film provided on the side face and the first bottom face of the first trench;
a gate electrode, the gate insulating film disposed between the gate electrode and the first SiC region, the second SiC region, and the third SiC region;
a first electrode, at least a part of the first electrode disposed in the second trench; and
a second electrode, the SiC layer and the SiC substrate provided between the first electrode and the second electrode,
wherein a minimum distance between the second electrode and the first trench is larger than a minimum distance between the second electrode and the second SiC region,
a first distance along the side face of the first trench is larger than one half of a second distance along the side face of the first trench, the first distance being a distance between a virtual plane parallel to the front face and the second SiC region, the virtual plane including an end of the gate electrode at a side of the first bottom face, the second distance being a distance between the third SiC region and the first SiC region.
21. The device according to claim 1 , wherein a distance between the front face to the second bottom face is larger than one half of a distance between the front face to the first bottom face.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/729,114 US20200144412A1 (en) | 2015-08-11 | 2019-12-27 | Semiconductor device |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2015-159199 | 2015-08-11 | ||
JP2015159199A JP6584857B2 (en) | 2015-08-11 | 2015-08-11 | Semiconductor device |
US15/225,137 US10586862B2 (en) | 2015-08-11 | 2016-08-01 | Semiconductor device |
US16/729,114 US20200144412A1 (en) | 2015-08-11 | 2019-12-27 | Semiconductor device |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/225,137 Continuation US10586862B2 (en) | 2015-08-11 | 2016-08-01 | Semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
US20200144412A1 true US20200144412A1 (en) | 2020-05-07 |
Family
ID=57996085
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/225,137 Active US10586862B2 (en) | 2015-08-11 | 2016-08-01 | Semiconductor device |
US16/729,114 Abandoned US20200144412A1 (en) | 2015-08-11 | 2019-12-27 | Semiconductor device |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/225,137 Active US10586862B2 (en) | 2015-08-11 | 2016-08-01 | Semiconductor device |
Country Status (3)
Country | Link |
---|---|
US (2) | US10586862B2 (en) |
JP (1) | JP6584857B2 (en) |
CN (1) | CN106449756A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2022099764A1 (en) * | 2020-11-16 | 2022-05-19 | 苏州东微半导体股份有限公司 | Silicon carbide device |
WO2022099765A1 (en) * | 2020-11-16 | 2022-05-19 | 苏州东微半导体股份有限公司 | Method for manufacturing semiconductor device |
US11342417B2 (en) * | 2020-05-29 | 2022-05-24 | National Chiao Tung University | Semiconductor structure of trench transistors and manufacturing method thereof |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6998244B2 (en) | 2018-03-14 | 2022-01-18 | ルネサスエレクトロニクス株式会社 | Manufacturing method of semiconductor device |
JP6945858B2 (en) * | 2018-04-26 | 2021-10-06 | 国立研究開発法人産業技術総合研究所 | Silicon Carbide epitaxial wafer and silicon carbide semiconductor device |
JP7331590B2 (en) * | 2019-09-27 | 2023-08-23 | 株式会社デンソー | Silicon carbide semiconductor device |
JP7458217B2 (en) * | 2020-03-19 | 2024-03-29 | 株式会社東芝 | Semiconductor device, semiconductor device manufacturing method, inverter circuit, drive device, vehicle, and elevator |
Family Cites Families (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5072266A (en) * | 1988-12-27 | 1991-12-10 | Siliconix Incorporated | Trench DMOS power transistor with field-shaping body profile and three-dimensional geometry |
US5168331A (en) * | 1991-01-31 | 1992-12-01 | Siliconix Incorporated | Power metal-oxide-semiconductor field effect transistor |
US5821583A (en) * | 1996-03-06 | 1998-10-13 | Siliconix Incorporated | Trenched DMOS transistor with lightly doped tub |
JP4696335B2 (en) | 2000-05-30 | 2011-06-08 | 株式会社デンソー | Semiconductor device and manufacturing method thereof |
JP4562362B2 (en) | 2003-08-05 | 2010-10-13 | 新電元工業株式会社 | Semiconductor device |
EP1536480A1 (en) * | 2003-11-28 | 2005-06-01 | STMicroelectronics S.r.l. | Semiconductor power device with insulated gate, trenchgate structure and corresponding manufacturing method |
US7393749B2 (en) * | 2005-06-10 | 2008-07-01 | Fairchild Semiconductor Corporation | Charge balance field effect transistor |
JP2007287992A (en) | 2006-04-18 | 2007-11-01 | Fuji Electric Holdings Co Ltd | Silicon carbide semiconductor device, and manufacturing method therefor |
JP4798119B2 (en) | 2007-11-06 | 2011-10-19 | 株式会社デンソー | Silicon carbide semiconductor device and manufacturing method thereof |
JP5721308B2 (en) | 2008-03-26 | 2015-05-20 | ローム株式会社 | Semiconductor device |
JP2009302436A (en) | 2008-06-17 | 2009-12-24 | Denso Corp | Method of manufacturing silicon carbide semiconductor device |
JP4791572B2 (en) | 2009-12-21 | 2011-10-12 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
JP5498431B2 (en) * | 2011-02-02 | 2014-05-21 | ローム株式会社 | Semiconductor device and manufacturing method thereof |
JP2012164707A (en) | 2011-02-03 | 2012-08-30 | Panasonic Corp | Semiconductor device, and method of manufacturing the same |
JP6290526B2 (en) * | 2011-08-24 | 2018-03-07 | ローム株式会社 | Semiconductor device and manufacturing method thereof |
JP2013093560A (en) * | 2011-10-06 | 2013-05-16 | Denso Corp | Semiconductor device including vertical semiconductor element |
JP5995347B2 (en) * | 2012-03-16 | 2016-09-21 | 国立研究開発法人産業技術総合研究所 | SiC semiconductor device and manufacturing method thereof |
JP5807597B2 (en) | 2012-03-26 | 2015-11-10 | 株式会社デンソー | Semiconductor device and manufacturing method of semiconductor device |
JP5790573B2 (en) | 2012-04-03 | 2015-10-07 | 株式会社デンソー | Silicon carbide semiconductor device and manufacturing method thereof |
JP5776610B2 (en) | 2012-04-03 | 2015-09-09 | 株式会社デンソー | Silicon carbide semiconductor device and manufacturing method thereof |
CN104737296B (en) * | 2012-10-18 | 2018-01-05 | 三菱电机株式会社 | Manufacturing silicon carbide semiconductor device and its manufacture method |
JP6244762B2 (en) | 2013-09-12 | 2017-12-13 | 住友電気工業株式会社 | Silicon carbide semiconductor device |
-
2015
- 2015-08-11 JP JP2015159199A patent/JP6584857B2/en active Active
-
2016
- 2016-08-01 US US15/225,137 patent/US10586862B2/en active Active
- 2016-08-09 CN CN201610645271.1A patent/CN106449756A/en active Pending
-
2019
- 2019-12-27 US US16/729,114 patent/US20200144412A1/en not_active Abandoned
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11342417B2 (en) * | 2020-05-29 | 2022-05-24 | National Chiao Tung University | Semiconductor structure of trench transistors and manufacturing method thereof |
WO2022099764A1 (en) * | 2020-11-16 | 2022-05-19 | 苏州东微半导体股份有限公司 | Silicon carbide device |
WO2022099765A1 (en) * | 2020-11-16 | 2022-05-19 | 苏州东微半导体股份有限公司 | Method for manufacturing semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
US10586862B2 (en) | 2020-03-10 |
US20170047440A1 (en) | 2017-02-16 |
JP2017038001A (en) | 2017-02-16 |
CN106449756A (en) | 2017-02-22 |
JP6584857B2 (en) | 2019-10-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20200144412A1 (en) | Semiconductor device | |
US8492771B2 (en) | Heterojunction semiconductor device and method | |
JP6320545B2 (en) | Semiconductor device | |
US8354715B2 (en) | Semiconductor device and method of fabricating the same | |
US9111919B2 (en) | Field effect device with enhanced gate dielectric structure | |
US9882036B2 (en) | Semiconductor device | |
US9029869B2 (en) | Semiconductor device | |
JP6017127B2 (en) | Silicon carbide semiconductor device | |
US9748343B2 (en) | Semiconductor device | |
JP6301795B2 (en) | Semiconductor device | |
US9825121B2 (en) | Semiconductor device | |
US10355078B2 (en) | Semiconductor device | |
US10763354B2 (en) | Semiconductor device, inverter circuit, driving device, vehicle, and elevator | |
US20170077237A1 (en) | Semiconductor device | |
JP4948784B2 (en) | Semiconductor device and manufacturing method thereof | |
US20170077289A1 (en) | Semiconductor device | |
JP6808766B2 (en) | Semiconductor device | |
EP3223316A1 (en) | Wide bandgap power semiconductor device and method for manufacturing such a device | |
US9502498B2 (en) | Power semiconductor device | |
JP2020127022A (en) | Semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |