US20190034122A1 - Managing Operational State Data in Memory Module - Google Patents
Managing Operational State Data in Memory Module Download PDFInfo
- Publication number
- US20190034122A1 US20190034122A1 US16/054,582 US201816054582A US2019034122A1 US 20190034122 A1 US20190034122 A1 US 20190034122A1 US 201816054582 A US201816054582 A US 201816054582A US 2019034122 A1 US2019034122 A1 US 2019034122A1
- Authority
- US
- United States
- Prior art keywords
- memory module
- memory
- host device
- command
- random access
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
- G06F3/0655—Vertical data movement, i.e. input-output transfer; data movement between one or more hosts and one or more storage devices
- G06F3/0659—Command handling arrangements, e.g. command buffers, queues, command scheduling
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
- G06F12/023—Free address space management
- G06F12/0238—Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory
- G06F12/0246—Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory in block erasable memory, e.g. flash memory
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
- G06F3/0604—Improving or facilitating administration, e.g. storage management
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
- G06F3/0671—In-line storage system
- G06F3/0673—Single storage device
- G06F3/0679—Non-volatile semiconductor memory device, e.g. flash memory, one time programmable memory [OTP]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/10—Providing a specific technical effect
- G06F2212/1041—Resource optimization
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/72—Details relating to flash memory management
- G06F2212/7203—Temporary buffering, e.g. using volatile buffer or dedicated buffer blocks
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/72—Details relating to flash memory management
- G06F2212/7207—Details relating to flash memory management management of metadata or control data
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
-
- Y02D10/13—
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Human Computer Interaction (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Abstract
Description
- This patent application claims priority to and is a continuation of U.S. Utility patent application with Ser. No. 15/085,815, filed Mar. 30, 2016, which claims priority to Ser. No. 13/451,951, filed Apr. 20, 2012, now U.S. Pat. No. 9,311,226 issued Apr. 12, 2016. The entire contents of the U.S. Utility patent applications having Ser. Nos. 15/085,815 and 13/451,951 and U.S. Pat. No. 9,311,226 are fully incorporated herein by reference.
- The exemplary and non-limiting embodiments of this invention relate generally to memory storage systems, and, more specifically, relate to managing/configuring by a memory module controller storing operational state data for a memory module.
- This section is intended to provide a background or context to the invention that is recited in the claims. The description herein may include concepts that could be pursued, but are not necessarily ones that have been previously conceived, implemented or described. Therefore, unless otherwise indicated herein, what is described in this section is not prior art to the description and claims in this application and is not admitted to be prior art by inclusion in this section.
- The following abbreviations that may be found in the specification and/or the drawing figures are defined as follows:
- ASIC application specific integrated circuit
CPU central processing unit
DMA direct memory access
DRAM dynamic random access memory
eMMC embedded multimedia card
exFAT extended file allocation table
HW hardware
IO input output
JEDEC joint electron device engineering council
LBA logical block address
MMM, MM mass memory module or memory module
MMC multi media card
MMCO memory module controller
MRAM magnetic random access memory
OS operations system
P2L physical to logical
PCRAM phase change random access memory
RAM random access memory
RRAM resistive random access memory
SATAIO serial advanced technology attachment international organization
SCSI small computer system interface
SD secure digital
SM system memory or host system memory
SRAM static random access memory
SSD solid state drive
SW software
UFS universal flash storage - Various types of flash-based mass storage memories currently exist. A basic premise of mass storage memory is to hide the flash technology complexity from the host system. A technology such as eMMC is one example. A managedNAND type of memory can be, for example, an eMMC, SSD, UFS or a microSD.
-
FIG. 1A reproducesFIG. 2 from JEDEC Standard, Embedded MultiMediaCard (eMMC) Product Standard, High Capacity, JESD84-A42, June 2007, JEDEC Solid State Technology Association, and shows a functional block diagram of an eMMC. The JEDEC eMMC includes, in addition to the flash memory itself, an intelligent on-board controller that manages the MMC communication protocol. The controller also handles block-management functions such as logical block allocation and wear leveling. The interface includes a clock (CLK) input. Also included is a command (CMD), which is a bidirectional command channel used for device initialization and command transfers. Commands are sent from a bus master to the device, and responses are sent from the device to the host. Also included is a bidirectional data bus (DAT[7:0]). The DAT signals operate in push-pull mode. By default, after power-up or RESET, only DAT0 is used for data transfer. The memory controller can configure a wider data bus for data transfer using either DAT[3:0] (4-bit mode) or DAT[7:0] (8-bit mode). - One non-limiting example of a flash memory controller construction is described in “A NAND Flash Memory Controller for SD/MMC Flash Memory Card”, Chuan-Sheng Lin and Lan-Rong Dung, IEEE Transactions of Magnetics, Vol. 43, No. 2, February 2007, pp. 933-935 (hereafter referred to as Lin et al.)
FIG. 1B reproduces FIG. 1 of Lin et al., and shows an overall block diagram of the NAND flash controller architecture for a SD/MMC card. The particular controller illustrated happens to use a w-bit parallel Bose-Chaudhuri-Hocquengham (BCH) error-correction code (ECC) designed to correct random bit errors of the flash memory, in conjunction with a code-banking mechanism. - According to a first aspect of the invention, a method, comprising: dynamically managing, by a memory module controller of a mass memory module, storage of all or a portion of operational state data for operating the memory module controller into an extended random access memory comprised in a memory of the mass memory module and in a host system memory of a host device; and reading, by the memory module controller after waking up from a shut down or a sleep state of the mass memory module, at least a part of the operational state data from one or more of: the extended random access memory and a non-volatile mass memory to restore an operational state of the memory module controller.
- According to a second aspect of the invention, an apparatus, comprising: a mass memory module comprising an extended random access memory together with a portion of a host system memory in a host device; and a memory module controller configured to dynamically manage storage of all or a portion of operational state data for operating the memory module controller into an extended random access memory comprised in a memory of the mass memory module and in the host system memory of the host device, and further configured to read, after waking up from a shut down or a sleep state of the mass memory module, a part of the operational state data from one or more of: the extended random access memory and a non-volatile mass memory of the mass memory module to restore an operational state of the memory module controller.
- In the attached Drawing Figures:
-
FIG. 1A reproducesFIG. 2 from JEDEC Standard, Embedded MultiMediaCard (eMMC) Product Standard, High Capacity, JESD84-A42, June 2007, JEDEC Solid State Technology Association, and shows a functional block diagram of an eMMC; -
FIG. 1B reproduces FIG. 1 of Lin et al., and shows an example of an overall block diagram of a NAND flash controller architecture for a SD/MMC card; -
FIG. 2 is a simplified block diagram of a host device connected with a mass storage memory device, and is helpful in describing the exemplary embodiments of the invention; -
FIG. 3 is a signal/message flow diagram that describes an embodiment of the invention described in commonly-assigned U.S. patent application Ser. No. 12/455,763, where the mass storage memory device ofFIG. 2 can allocate, use and de-allocate RAM of the host device; -
FIG. 4 is a signal/message flow diagram that describes another embodiment of the invention described in commonly-assigned U.S. patent application Ser. No. 12/455,763, where the mass storage memory device ofFIG. 2 has a built-in file system; -
FIGS. 5A and 5B , collectively referred to asFIG. 5 , are representations of the host device and mass memory module in accordance with embodiments of the invention; -
FIG. 6 is a logic flow diagram that illustrates the operation of a method, and a result of execution of computer program instructions embodied on a computer readable memory, further in accordance with the exemplary embodiments of this invention; -
FIGS. 7A and 7B are examples of memory maps of the memory module controller in the memory module when utilization of system resources such as theportion DRAM 14G is disabled (FIG. 7A ) or enabled (FIG. 7b ); -
FIG. 8 is a diagram demonstrating embodiments shown in the flow chart inFIG. 6 relating to responding by a memory module controller to a command (or an attribute in the command) from a host device; and -
FIG. 9 shows a block diagram of one exemplary embodiment of the host device when embodied as a wireless communication device. - Of interest to the ensuing description of the exemplary embodiments of this invention is commonly-assigned U.S. patent application Ser. No. 12/455,763, filed Jun. 4, 2009, “Apparatus and Method to Share Host System RAM with Mass Storage Memory RAM”, Olli Luukkainen, Kimmo Mylly and Jani Hyvonen (US 2010/0312947 A1), incorporated by reference herein. Before describing in detail the exemplary embodiments of this invention it will be useful to review at least a portion of the description of this commonly-assigned U.S. patent application Ser. No. 12/455,763.
- As is stated, at present most mass storage memories provide LBA-based access, e.g., eMMC and different types of external memory cards such as SD. However, it may also be the case that the entire file system (FS) SW is embedded in the mass storage memory device.
- When a mass storage memory is used in a high volume consumer device, such as a mobile wireless communication device, one important consideration is cost, and one factor affecting the cost is the amount of RAM in the mass storage memory device itself
- Another important consideration is performance. The overall performance depends on many factors. For example, for lengthy (time consuming) operations (in particular if the mass storage memory device contains an entire file system SW) there would be an advantage to include a substantial amount of RAM in the mass storage memory device. However, this can have a negative impact on the cost.
- It may be the case that system context (metadata) would be stored in the flash memory of the mass storage memory device. However, this approach has several associated disadvantages. For example, repeatedly writing the system context (metadata) to the mass storage memory device raises wearing issues that can impact the usable life of the mass storage memory device. Also, writing data to the flash memory can be a relatively slow process.
- Another important consideration is the power efficiency. To provide good power efficiency the mass storage memories are preferably shutdown (powered-off) when not needed (meaning also that the internal RAM of the device is preferably shutdown as well). However, and assuming that the RAM is volatile in nature, then whatever data is stored in the RAM is lost when the power is removed from the RAM. To then perform re-initialization after power-up all needed information (e.g., logical-to-physical mapping information and/or file system structures) need to be restored. A full re-initialization of a LBA mass storage memory may require a substantial (and user-noticeable) amount of time (e.g., up to one second with an SD card), and entire file system initialization (if the file system is resident in the mass storage memory) may take even longer. Therefore, it is desirable to retain internal device context over the power-off/power-on cycle.
-
FIG. 2 shows a simplified block diagram of a host system ordevice 10 connected with amass storage memory 20 via a mass storage memory bus (MSMB) 18. TheMSMB 18 may be compatible with any suitable mass memory interface standard such as MMC or UFS, as two non-limiting examples. TheMSMB 18 may include signal lines such as those shown inFIG. 1A for an eMMC embodiment. Thehost device 10 includes at least one controller, such as aCPU 12 that operates in accordance with stored program instructions. The program instructions may be stored in aRAM 14 or in another memory or memories. TheCPU 12 is connected with theRAM 14 and a MSMB interface (I/F) 16 via at least oneinternal bus 17. TheMSMB interface 16 may include a memory controller (MC), or may be coupled with a MC unit associated with theCPU 12. Thehost device 10 may be a computer, a cellular phone, a digital camera, a gaming device or a PDA, as several non-limiting examples. Note that theRAM 14 may be any read/write memory or memory device, such as semiconductor memory or a disk-based memory. - The
mass storage memory 20 includes a microcontroller or, more simply, acontroller 22 that is connected via at least oneinternal bus 27 with avolatile RAM 24, a non-volatile mass memory 26 (e.g., a multi-gigabyte flash memory mass storage) and a MSMB interface (I/F) 28. Thecontroller 22 operates in accordance with stored program instructions. The program instructions may be stored in theRAM 24 or in a ROM or in themass memory 26. Themass storage memory 20 may be embodied as an MMC, eMMC, UFS or a SD device, as non-limiting examples, and may be external to (plugged into) thehost device 10 or installed within thehost device 10. Note that themass memory 26 may, in some embodiments, store a file system (FS) 26A. In this case then theRAM 24 may store FS-relatedmetadata 24A, such as one or more data structures comprised of bit maps, file allocation table data and/or other FS-associated information. - The embodiments of the invention described in commonly-assigned U.S. patent application Ser. No. 12/455,763 provide a technique to share the
RAM 14 of thehost device 10 with the massstorage memory device 20. It can be assumed that the host device 10 (e.g., a mobile computer, a cellular phone, a digital camera, a gaming device, a PDA, etc.) has the capability to allocate and de-allocate theRAM 14. The allocation of theRAM 14 may be performed dynamically or it may be performed statically. The allocation of a portion of the RAM may be performed in response to a request received at thehost device 10, or at the initiative of thehost device 10. - In the embodiments of the invention described in commonly-assigned U.S. patent application Ser. No. 12/455,763 the
RAM 14 allocation is provided for the mass storage memory 20 (connected via theMSMB 18 to the host CPU 12), if themass storage memory 20 has a need to extend itsown RAM 24 space and/or if themass storage memory 20 has a need for non-volatile RAM (the contents of which are not lost when themass storage memory 20 is powered-off). Themass storage memory 20 can also read and/or write (R/W) allocatedRAM 14 in thehost device 10. The allocation/de-allocation and R/W access methods can be implemented by extensions to a command set used to communicate with themass storage memory 20 via an applicable mass storage memory protocol. - In accordance with certain embodiments of the invention described in commonly-assigned U.S. patent application Ser. No. 12/455,763 the mass
storage memory device 20 is provided with a mechanism to interrupt/send a message to hostdevice 10 to initiate an allocation of space in theRAM 14. The interrupt/message is sent over theMSMB 18, and may be considered as an extension to current command sets. Referring toFIG. 3 , an allocate memory command is sent during operation 3-1. If the allocation request succeeds (indicated during operation 3-2) thecontroller 22 is enabled to extend itsown RAM 24 with theRAM 14 of thehost device 10. The massstorage memory device 20 may store, for example, large tables into theRAM 14 using a RAM WRITE command or it may fetch data from thehost device RAM 14 using a RAM READ command. The read or write operation is shown as interleaved operations 3-3, 3-4, 3-5, 3-6, . . . , 3-(N−1), 3-N. When the massstorage memory device 20 completes the operation with theRAM 14 it may free thehost device RAM 14 using another command that requests that thehost 10 RAM memory be de-allocated (operation 3-(N+1)). -
FIG. 4 illustrates a further exemplary embodiment described in commonly-assigned U.S. patent application Ser. No. 12/455,763 that utilizes thehost system RAM 14 for themass storage memory 26 having a built-in file system, such as theFS 26A shown inFIG. 2 . First thehost system 10 sends a SHUTDOWN command to the mass storage memory device 20 (operation 4-1). Next the massstorage memory device 20 allocatesRAM 14 from thehost 10 and then loads (stores using a RAM WRITE command) all vital ‘static’ file system-related data (meta-data 24A) into host RAM 14 (operation 4-2). ‘Static’ data in this context may be, for example, various bitmaps, such as an allocation bitmap in the exFAT or ext3 file systems. This data may be processed (e.g., at least one of sorted, arranged and filtered) by the CPU 12 (controller) of the host device, and may include data from a large number of sectors in themass storage memory 26. Massmemory storage device 20 may then send a shutdown OK indication (operation 4-3). Thehost 10 can remove power from the massmemory storage device 20, and thedevice 20 may be physically removed from theMSMB 18. Re-initialization (operations 4-4, 4-5, 4-6) of the massstorage memory device 20 is performed whenhost device 10 needs to get/put certain data from or into the massstorage memory device 20. Re-initialization of the mass storage memory 26 (and thefile system 26A) may be sped up by using the sorted/arranged/filtered read data from theRAM 14. When the re-initialization operation is completed the massstorage memory device 20 may de-allocate the usedRAM 14 in thehost device 10, or theRAM 14 may not be de-allocated thereby reserving the RAM space for future use by the massstorage memory device 20. - The allocation of
host RAM 14 may occur differently in some embodiments. For example, thehost device 10 may allocateRAM 14 dynamically and pass a ‘pointer’ to the allocated RAM to the massstorage memory device 20. It is then up to thecontroller 22 of the massstorage memory device 20 how to utilize the allocatedhost RAM 14. Note that in this embodiment an explicit allocation request from the massstorage memory device 20 may not be sent to thehost device 10. Instead, thehost device 10 may on its own initiative allocate a portion of theRAM 14, such as when it first detects the presence of the massmemory storage device 20. Of course, subsequent signaling between the massstorage memory device 20 and thehost device 10 may be used to change the size of the allocatedRAM 14 if the initial allocation is not sufficient for the needs of thecontroller 22. As another example ofRAM 14 allocation, a portion of theRAM 14 may be allocated by thehost 10 in a static manner and the massstorage memory device 20 then simply uses the same portion of theRAM 14 each time it needs to extend theRAM 24. In this case the massstorage memory device 20 may already have knowledge of the location/size of the allocatedRAM 14, and a pointer is not needed to be sent from thehost device 10. - Note that while it may typically be the case that the mass
storage memory device 20 will receive an allocation of host memory to store contents of thevolatile RAM 24, in general the allocation may be for storing data for any read/write memory contained within the massstorage memory device 20. - Having thus provided an overview of various non-limiting and exemplary embodiments of the invention described in the commonly-assigned U.S. patent application Ser. No. 12/455,763, a description is now made of the exemplary embodiments of this invention. In a managedNAND memory (e.g., eMMC, SSD, UFS, microSD) the memory controller (such as the
controller 22 shown inFIG. 2 ) takes care of the flash management functions such as bad block management and wear leveling. In a typical low cost implementation there is only a small input/output (IO) buffer SRAM in the managedNAND. Embedded in the controller in higher end managed NANDs such as SSDs there may be tens to hundreds of megabits of discrete DRAM as cache. In the future some new memory technologies such as MRAM could serve as very fast non-volatile cache also. - The embedded memory in the controller is not sufficient enough to store all the run time data needed by the module and thus some portion of the run time data is stored/mirrored in non-volatile memory (e.g. NAND) of the module. This is also necessary to avoid loss of (operation) data in case of sudden power down. The non-volatile mass memory, such as NAND, is very slow for storing/reading such data, if compared to typical volatile/non-volatile execution memories like SRAM/DRAM/MRAM. This causes delay to operation of the memory module. For example, after power up the whole mass memory subsystem needs to be re-initialized from NAND and this may take time up to is (e.g. eMMC, SD, SATAIO devices).
- Reference can be made to
FIG. 5 where those components described in reference toFIG. 2 are numbered accordingly. InFIGS. 5A and 5B aportion 14G of the system RAM (e.g., DRAM) 14 is allocated for use by the mass memory module 20 (described here in a non-limiting embodiment as a UFS memory module or a memory module). Thehost device 10 includes an application processor that can be embodied as theCPU 12. Included with or coupled to theapplication processor 12 may be aDRAM controller 11 for theDRAM 14. Also present is the above-mentioned mass memory module 20 (e.g., UFS)host controller 13. Thehost controller 13 can be embodied as theCPU 12 or it can be embodied as a separate device. The mass memory module (MMM) 20 (which is also called herein a memory module, MM, 20) may be connected to the host device through aninterface 22 a, e.g., via a bus (e.g., like the massstorage memory bus 18 shown inFIG. 2 ) Also thememory module 20 can be a part of thehost device 10 as shown inFIG. 5a or it may be a separate device as shown inFIG. 2 . - Furthermore, the
memory module 20 may comprise a non-volatile memory (e.g., NAND) 26 (or mass memory) with aportion 26A allocated for the memory controller and amemory controller 22 with anSRAM 24. For the purpose of this invention, theSRAM 24 and aportion 14G of thesystem DRAM 14 may be considered as an extended random access memory. It should be noted that anexecution memory 24 of thememory controller 22 and/or thehost system memory 14 could be a non-volatile memory such as MRAM, PCRAM and/or RRAM. -
FIG. 5B shows that thesystem DRAM 14 stores an operating system (OS) 14 a and application programs (applications) 14 b. Thesystem DRAM 14 also typically stores afile system cache 14 c associated with a file system (part of the OS). In the embodiment ofFIG. 5B a portion of thesystem DRAM 14 is allocated as atransfer buffer 14 d. Another portion of thesystem DRAM 14 is allocated to store anaccess list 14F. Also included is theDRAM portion 14G that is allocated for thememory module 20, and into which the operation state data can be moved for thememory module 20. - The commonly-assigned U.S. patent application Ser. No. 12/455,763 further describes enabling the memory module to utilize the system DRAM to store data to and read data from (e.g., see
FIGS. 3-4 above). This could be further utilized in embodiments described herein to enable the mass storage memory module, for example, to store its state into the system DRAM, then go to sleep/power down and after wake up/power up read back quickly the previous state. In a managed NAND environment this storing and reading of the state of operation could be taken care by themass memory module 20 itself and in particular by thememory module controller 22, rather than by thehost device 10 as the memory module itself knows best which data is needed to be stored and which portion of the run time data is allowed to be lost, e.g., during power down. - A new method and apparatus are presented for managing/configuring by the memory module controller (e.g.,
memory module controller 22 shown inFIG. 5a ) storing operational state data for operating the memory module controller into extended random access memory comprised in a memory module and host system memory (e.g., DRAM 14) during various operational modes/conditions of thememory module 20 and the host system memory (e.g., the DRAM 14). Essentially, the memory module controller operated as a master for the data transfers as described herein. The operational state data typically comprises one or more of state information, a logical to physical (L2P) mapping table and register settings. - The memory module controller, after waking up from a shut down or a sleep state of the mass memory module, can read at least a part of the operational state data from the extended random access memory and/or from a non-volatile mass memory to restore an operational state of the memory module controller. The reading can be based on settings of the mass memory module or based on a command or an attribute of a command from the host device which can override the settings of the mass memory module. Alternatively, the setting can override the command or the attribute from the host device.
- The settings of the mass memory module may be registers settings visible also outside (e.g., access to DRAM disabled/enabled) or internal settings visible only to the memory module controller, e.g., information from which source (extended random access memory or flash memory) it would be most efficient to load the operational state data.
- It is also noted that a command/attribute from the host (at an initialization phase) may override above mentioned internal settings in the mass memory module, for example, by denying access to DRAM in the host device (compromised data case) or alternatively the command may indicate that the mass memory module is free to initialize from any source.
- Furthermore, the operational state data may be divided at least into high priority data (e.g., at least state information and possibly some L2L mapping table) and low priority data (e.g., register settings), so that the high priority data is stored in the
DRAM portion 14G of the extended random access memory. But more than two priority levels can be used as well for classifying the operational state data, e.g. lowest priority data may be stored in theportion 26A of the non-volatile memory. - The fundamental principle for such data transfers is based on utilizing fast extended random access memory both in the
memory module 20 and in a host system memory (DRAM portion 14G) of thehost device 10 whenever possible over relatively slownon-volatile memory 26. This can gain an advantage for faster waking up and saving power as the memory module can be powered down more often. -
FIG. 6 shows a logic flow diagram that illustrates the operation of a method, and a result of execution of computer program instructions embodied on a computer readable memory, further in accordance with the exemplary embodiments of the invention as described herein. It is noted that the order of steps shown inFIG. 6 is not absolutely required, so in principle, the various steps may be performed out of the illustrated order. Also certain steps may be skipped, different steps may be added or substituted, or selected steps or groups of steps may be performed in a separate application. - In a method according to the exemplary embodiments, as shown in
FIG. 6 , in afirst step 70, a memory module controller (MMCO), e.g., thememory module controller 22, dynamically manages/configures storing operational state data for operating the MMCO into one or more of: an extended random access memory (ERAM) comprised in both the memory module (MM) 20 (e.g., SRAM 24) and a host system memory (or system memory, SM) 14 (e.g., adedicated portion 14G), and in a non-volatile memory (e.g., adedicated portion 26A of theNAND memory 26 in the MM 20). For example, if both the MM and the SM are enabled to operate in a normal condition, the storing can be configured based on predefined rules. The important (high priority) data like the state information, and all or partial logical to physical (L2P) mapping tables may be stored (written) intoDRAM portion 14G of ERAM and lower priority data intoSRAM 24 portion of ERAM, but the lowest priority data (e.g., register settings) may be stored in the non-volatile memory 26 (e.g., in theportion 26A). Some of the high priority data of the operational state data may be also stored in the non-volatile memory 26 (and possibly in the SRAM 22) as a duplicate of the data stored in theDRAM portion 14G. Moreover, this storing arrangement of bothMM 20 andSM 14 may be configured by theMMCO 22 automatically using a predetermined default arrangement. - Furthermore, the flow chart in
FIG. 6 shows 3 scenarios, which may trigger reconfiguring by theMMCO 22 the storing arrangement established instep 70. - In one scenario, in
step 71, thememory module 20 is to be disabled, e.g., going to shut down or sleep. In other words, the memory module can receive at least one of the following indications: power down indication or go to sleep/dormant mode command/state change from the host device, or automatically go to sleep/dormant mode after some defined timeout in the memory module. - In a
next step 72, the MMCO reconfigures storing the operational state data in the SM (DRAM portion 14G) and possibly in the non-volatile memory (NAND 26) of theMM 20. For example, theMMCO 22 can add (write) in theDRAM portion 14G additional operational state data if possible (e.g., to the maximum capacity of theDRAM portion 14G) and further to back up (duplicate) the high priority data in the non-volatile memory. Also the low priority data such as register settings can be stored in thenon-volatile memory portion 26A if not stored in theDRAM portion 14G.Step 72 may be performed by theMMCO 22 automatically based on the predefined procedure for the situation described instep 71. - In a
next step 73, the MM is enabled (power up/wake up). - In a
next step 74, the MMCO reads (during initialization) at least the operational state data stored in theDRAM portion 14G to restore an operational state of theMMCO 22. Also the information stored in the non-volatilememory portion NAND 26A as described instep 72 could be possibly used for restoring the operational state of theMMCO 22. - In another scenario, in
step 75, theMMCO 22 ascertains (e.g., receiving a command from the host device or an attribute comprised in the command) that the SM (DRAM portion 14G) of thehost device 10 is unavailable and/or to be disabled, and/or the data stored in theDRAM portion 14G is compromised. - Then in a
next step 76, theMMCO 22 can store the operational state data from theDRAM portion 14G into thenon-volatile memory 26A and/orSRAM 22 of theMM 20 before the SM in the host device becomes unavailable/disabled. If the operational state data stored in the SM is compromised, then theMMCO 22 can restore/rebuild needed information from the non-volatile memory (NAND 26) if that data is not available in theSRAM 22. - In a
next step 77, the SM in the host device is enabled (power up/wake up which is signals to the MM 20). - In a
next step 78, theMMCO 22 reconfigures storing at least important operational state data into the SM (DRAM 14) as instep 70. - Yet in another scenario, in
step 79, both thememory module 20 andSM 14 are to be disabled, e.g., shut down or going to sleep. For example, the host device may issue a command of a total shutdown. In anext step 80, the MMCO reconfigures storing the operational state data in the non-volatile memory (NAND 26) of the MM. - In a
next step 81, both thememory module 20 andSM 14 in host device are enabled (power up/wake up). In anext step 82, the MMCO configures recovering and storing the operational state data like instep 70 using information stored in the non-volatile memory (NAND 26) of the MM. It is further noted that this step may include the mass memory module initializing itself using all or selected operational state data stored in the non-volatile memory atstep 80. - It is noted that reading and writing steps (e.g., see
steps MMCO 22 based on the command (or the attribute in the command) from thehost device 10 and/or using its own judgment. -
FIGS. 7a-7b and 8 further illustrate different embodiments disclosed in the flow chart ofFIG. 6 . For example,FIGS. 7a and 7b show examples of memory maps of theMMCO 22 in theMM 20 when utilization of system resources such as theDRAM portion 14G is disabled (FIG. 7a ) and when utilization of system resources is enabled (FIG. 7b ). -
FIG. 7a (whenDRAM portion 14G is not accessible/disabled) provides operational details for a non-volatile memory portion such asNAND portions 26A andSRAM 24 identified inFIG. 5 . As shown inFIG. 7a , theNAND portion 26A shown on the left can store a small boot section from which to load first pieces of a code to initialize thememory module controller 22. TheSRAM 24 can provide run time execution memory storing of necessary code to run theMM 20 and storing at least pieces of metadata like P2L mapping data. Also theNAND portion 26A shown on the right can be a paging memory for theMMCO 22 if there is notenough SRAM 24 to store the whole P2L mapping table; alsoNAND portion 26A can be a permanent storage for registers and P2L mapping table. -
FIG. 7b (whenDRAM 14G is accessible/enabled) provides operational details forNAND portions 26A,SRAM 24 andDRAM portion 14G identified inFIG. 5 , whereSRAM 24 andDRAM 14G form the extended random access memory. As shown inFIG. 7b , theNAND portion 26A on the left can store a small boot section from which to load first pieces of a code to initialize the memory controller. In addition, theNAND portion 26A can store information from which it would be beneficial to reinitialize after a power cycle. The SRAM 24 (as inFIG. 7a ) can provide run time execution memory storing of necessary code to run theMM 20 and storing at least pieces of metadata like P2L mapping data. TheNAND portion 26A on the right can also be mainly a permanent storage for registers and P2L mapping table. The main difference withFIG. 7a is now in the enabled state of theDRAM portion 14G which becomes an extension of the SRAM 24 (forming the extended random access memory) for storing run time data like state information, P2L mapping table, etc., especially for data which is needed to reinitialize theMMCO 22 after power cycle as fast as possible. - It is noted that the
areas 26A shown in 7 a and 7 b could be also beside each other. Left side could be realized also by some boot ROM embedded in the MMCO, at least partly. It is further noted that memory map of the MMCO could be also a kind of a virtual map, not physical (as shown inFIGS. 7a and 7b ). -
FIG. 8 demonstrates another aspect of the embodiments shown in the flow chart inFIG. 6 relating operation of theMMCO 22 to a command (or an attribute in the command) from thehost device 10. If the host device 10 (e.g., its CPU 12) knows that the data in theDRAM portion 14G has been compromised, it can send a command to theMM 20 to deny reading from the host systemmemory DRAM portion 14G thus forcing theMMCO 22 to read from the non-volatile memory likeNAND portion 26A for any setting in theMM 20. Then the operation state of theMMCO 22 is read from theNAND portion 26A. - If the host device 10 (CPU 12) does not impose any restriction on reading from the
DRAM portion 14G, then the operation state of theMMCO 22 is read from theDRAM portion 14G and possibly from theNAND portion 26A (for low-priority data). - It is noted that, the commands/attributes send by the
host device 10 to the memory module 20 (e,g. through theinterface 22 a as shown inFIG. 5a ) may have different levels of enforcement on thememory module controller 22. For example, the command for denying reading from the host system memory, i.e., from theDRAM portion 14G in reference toFIG. 8 , may have a high enforcement level. Similarly another command or an attribute in a command of the host device forbidding writing in the host system memory (e.g., no extra space is available) additional information related to the operational state data may be also a high enforcement level command which cannot be overridden by theMMCO 22. An example of a low enforcement command/attribute by the host device may be when it enables utilization of 14G (or is not disabling it), leaving it up to the MMCO to decide. Low enforcement command/attribute could also be indication of power down by the host device, so that the MMCO can make the decision whether to perform read/write operation with the state data or not. -
FIG. 9 illustrates one non-limiting embodiment of thehost device 10 used with the massstorage memory device 20, referred to inFIG. 6 simply as amemory card 20. The massstorage memory device 20 can be removable or it can be embedded in thedevice 10. In this exemplary embodiment thehost device 10 is embodied as a user equipment (UE), shown in both plan view (left) and sectional view (right). InFIG. 9 the host device (UE) 10 has agraphical display interface 120 and auser interface 122 illustrated as a keypad but understood as also encompassing touch screen technology at thegraphical display interface 120 and voice recognition technology received at amicrophone 124. Apower actuator 126 controls the device being turned on and off by the user. Theexemplary UE 10 may have acamera 128 which is shown as being forward facing (e.g., for video calls) but may alternatively or additionally be rearward facing (e.g., for capturing images and video for local storage). Thecamera 128 is controlled by ashutter actuator 30 and optionally by azoom actuator 32 which may alternatively function as a volume adjustment for the speaker(s) 34 when thecamera 128 is not in an active mode. - As an example, image data captured by the
camera 128 can be stored in the massstorage memory device 20 under control of a camera application and can thus benefit from the use of the embodiments of this invention. As another example, audio data captured by themicrophone 124 can be stored in the massstorage memory device 20 under control of an audio application and can thus also benefit from the use of the embodiments of this invention. - Within the sectional view of
FIG. 9 are seen multiple transmit/receiveantennas 36 that are typically used for cellular communication. Theantennas 36 may be multi-band for use with other radios in the UE. The operable ground plane for theantennas 36 is shown by shading as spanning the entire space enclosed by the UE housing though in some embodiments the ground plane may be limited to a smaller area, such as disposed on a printed wiring board on which thepower chip 38 is formed. Thepower chip 38 controls power amplification on the channels being transmitted and/or across the antennas that transmit simultaneously where spatial diversity is used, and amplifies the received signals. Thepower chip 38 outputs the amplified received signal to a radio frequency (RF)chip 40 which demodulates and downconverts the signal for baseband processing. A baseband (BB)chip 42 detects the signal which is then converted to a bit stream and finally decoded. Similar processing occurs in reverse for signals generated in thehost device 10 and transmitted from it. - Signals going to and from the
camera 128 may pass through an image/video processor 44 that encodes and decodes the various image frames. Aseparate audio processor 46 may also be present controlling signals to and from thespeakers 34 and themicrophone 124. Thegraphical display interface 120 is refreshed from aframe memory 48 as controlled by auser interface chip 50 which may process signals to and from thedisplay interface 20 and/or additionally process user inputs from thekeypad 22 and elsewhere. - Certain embodiments of the
UE 10 may also include one or more secondary radios such as a wireless local areanetwork radio WLAN 37 and aBluetooth7 radio 39, which may incorporate an antenna on the chip or be coupled to an antenna off the chip. Throughout the apparatus are various memories such as random access memory RAM, which can include thesystem DRAM 14, read onlymemory ROM 45, and in some embodiments removable memory such as the illustratedmemory card 20 on which various programs and data may be stored. All of these components within theUE 10 are normally powered by a portable power supply such as abattery 49. - The
processors UE 10, may operate in a slave relationship to the main processor (CPU) 12, which may then be in a master relationship to them. Certain embodiments may be disposed across various chips and memories as shown, or disposed within another processor that combines some of the functions described above forFIG. 9 . Any or all of these various processors ofFIG. 9 access one or more of the various memories, which may be on chip with the processor or separate from the chip with the processor. Note that the various integrated circuits (e.g., chips 38, 40, 42, etc.) that were described above may be combined into a fewer number than described and, in a most compact case, may all be embodied physically within a single chip. - In this exemplary embodiment the
CPU 12 of the UE 10 (the host device) operates with the memory card 20 (the mass storage memory device) as described above with respect toFIGS. 5A, 5B and 5C so that thememory card 20 can be extended to use at least a portion of thesystem Dynamic RAM 14 of theUE 10 as described above. - In general, the various exemplary embodiments may be implemented in hardware or special purpose circuits, software, logic or any combination thereof. For example, some aspects may be implemented in hardware, while other aspects may be implemented in firmware or software which may be executed by a controller, microprocessor or other computing device, although the invention is not limited thereto. While various aspects of the exemplary embodiments of this invention may be illustrated and described as block diagrams, flow charts, or using some other pictorial representation, it is well understood that these blocks, apparatus, systems, techniques or methods described herein may be implemented in, as non-limiting examples, hardware, software, firmware, special purpose circuits or logic, general purpose hardware or controller or other computing devices, or some combination thereof.
- It should thus be appreciated that at least some aspects of the exemplary embodiments of the inventions may be practiced in various components such as integrated circuit chips and modules, and that the exemplary embodiments of this invention may be realized in an apparatus that is embodied as an integrated circuit. The integrated circuit, or circuits, may comprise circuitry (as well as possibly firmware) for embodying at least one or more of a data processor or data processors, a digital signal processor or processors, baseband circuitry and radio frequency circuitry that are configurable so as to operate in accordance with the exemplary embodiments of this invention.
- Various modifications and adaptations to the foregoing exemplary embodiments of this invention may become apparent to those skilled in the relevant arts in view of the foregoing description, when read in conjunction with the accompanying drawings. However, any and all modifications will still fall within the scope of the non-limiting and exemplary embodiments of this invention.
- It should be noted that the terms “connected,” “coupled,” or any variant thereof, mean any connection or coupling, either direct or indirect, between two or more elements, and may encompass the presence of one or more intermediate elements between two elements that are “connected” or “coupled” together. The coupling or connection between the elements can be physical, logical, or a combination thereof. As employed herein two elements may be considered to be “connected” or “coupled” together by the use of one or more wires, cables and/or printed electrical connections, as well as by the use of electromagnetic energy, such as electromagnetic energy having wavelengths in the radio frequency region, the microwave region and the optical (both visible and invisible) region, as several non-limiting and non-exhaustive examples.
- It is noted that various non-limiting embodiments described herein may be used separately, combined or selectively combined for specific applications.
- Further, some of the various features of the above non-limiting embodiments may be used to advantage without the corresponding use of other described features. The foregoing description should therefore be considered as merely illustrative of the principles, teachings and exemplary embodiments of this invention, and not in limitation thereof.
- It is to be understood that the above-described arrangements are only illustrative of the application of the principles of the present invention. Numerous modifications and alternative arrangements may be devised by those skilled in the art without departing from the scope of the invention, and the appended claims are intended to cover such modifications and arrangements.
Claims (21)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/054,582 US20190034122A1 (en) | 2012-04-20 | 2018-08-03 | Managing Operational State Data in Memory Module |
US16/892,628 US11226771B2 (en) | 2012-04-20 | 2020-06-04 | Managing operational state data in memory module |
US17/646,315 US11782647B2 (en) | 2012-04-20 | 2021-12-29 | Managing operational state data in memory module |
US18/464,711 US20230418523A1 (en) | 2012-04-20 | 2023-09-11 | Managing Operational State Data in Memory Module |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/451,951 US9311226B2 (en) | 2012-04-20 | 2012-04-20 | Managing operational state data of a memory module using host memory in association with state change |
US15/085,815 US10042586B2 (en) | 2012-04-20 | 2016-03-30 | Managing operational state data in memory module |
US16/054,582 US20190034122A1 (en) | 2012-04-20 | 2018-08-03 | Managing Operational State Data in Memory Module |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/085,815 Continuation US10042586B2 (en) | 2012-04-20 | 2016-03-30 | Managing operational state data in memory module |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/892,628 Continuation US11226771B2 (en) | 2012-04-20 | 2020-06-04 | Managing operational state data in memory module |
Publications (1)
Publication Number | Publication Date |
---|---|
US20190034122A1 true US20190034122A1 (en) | 2019-01-31 |
Family
ID=48044579
Family Applications (6)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/451,951 Active 2032-07-13 US9311226B2 (en) | 2012-04-20 | 2012-04-20 | Managing operational state data of a memory module using host memory in association with state change |
US15/085,815 Active 2032-06-20 US10042586B2 (en) | 2012-04-20 | 2016-03-30 | Managing operational state data in memory module |
US16/054,582 Abandoned US20190034122A1 (en) | 2012-04-20 | 2018-08-03 | Managing Operational State Data in Memory Module |
US16/892,628 Active 2032-05-24 US11226771B2 (en) | 2012-04-20 | 2020-06-04 | Managing operational state data in memory module |
US17/646,315 Active US11782647B2 (en) | 2012-04-20 | 2021-12-29 | Managing operational state data in memory module |
US18/464,711 Pending US20230418523A1 (en) | 2012-04-20 | 2023-09-11 | Managing Operational State Data in Memory Module |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/451,951 Active 2032-07-13 US9311226B2 (en) | 2012-04-20 | 2012-04-20 | Managing operational state data of a memory module using host memory in association with state change |
US15/085,815 Active 2032-06-20 US10042586B2 (en) | 2012-04-20 | 2016-03-30 | Managing operational state data in memory module |
Family Applications After (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/892,628 Active 2032-05-24 US11226771B2 (en) | 2012-04-20 | 2020-06-04 | Managing operational state data in memory module |
US17/646,315 Active US11782647B2 (en) | 2012-04-20 | 2021-12-29 | Managing operational state data in memory module |
US18/464,711 Pending US20230418523A1 (en) | 2012-04-20 | 2023-09-11 | Managing Operational State Data in Memory Module |
Country Status (5)
Country | Link |
---|---|
US (6) | US9311226B2 (en) |
EP (1) | EP2657846A1 (en) |
CN (2) | CN103377009B (en) |
TW (5) | TWI581181B (en) |
WO (1) | WO2013158953A1 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10540094B2 (en) | 2008-02-28 | 2020-01-21 | Memory Technologies Llc | Extended utilization area for a memory device |
US10877665B2 (en) | 2012-01-26 | 2020-12-29 | Memory Technologies Llc | Apparatus and method to provide cache move with non-volatile mass memory system |
US10983697B2 (en) | 2009-06-04 | 2021-04-20 | Memory Technologies Llc | Apparatus and method to share host system RAM with mass storage memory RAM |
US11226771B2 (en) | 2012-04-20 | 2022-01-18 | Memory Technologies Llc | Managing operational state data in memory module |
Families Citing this family (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2013242694A (en) * | 2012-05-21 | 2013-12-05 | Renesas Mobile Corp | Semiconductor device, electronic device, electronic system, and method of controlling electronic device |
US9424896B2 (en) * | 2012-06-22 | 2016-08-23 | Nxp B.V. | Method and system for fast initialization of a memory unit |
US8997044B2 (en) * | 2012-11-30 | 2015-03-31 | International Business Machines Corporation | Overriding system attributes and function returns in a software subsystem |
US9174053B2 (en) | 2013-03-08 | 2015-11-03 | Boston Scientific Neuromodulation Corporation | Neuromodulation using modulated pulse train |
WO2015089488A1 (en) | 2013-12-12 | 2015-06-18 | Memory Technologies Llc | Channel optimized storage modules |
US10540275B2 (en) * | 2014-12-22 | 2020-01-21 | Sony Corporation | Memory controller, information processing system, and memory extension area management method |
CN105630405B (en) * | 2015-04-29 | 2018-09-14 | 上海磁宇信息科技有限公司 | A kind of storage system and the reading/writing method using the storage system |
US11385797B2 (en) | 2015-10-05 | 2022-07-12 | Micron Technology, Inc. | Solid state storage device with variable logical capacity based on memory lifecycle |
TWI587132B (en) | 2016-01-21 | 2017-06-11 | 瑞昱半導體股份有限公司 | Memory device and method for guaranteeing mapping table |
CN107015913B (en) * | 2016-01-28 | 2020-06-05 | 合肥沛睿微电子股份有限公司 | Memory device and mapping table guarantee method |
JP6737013B2 (en) * | 2016-07-05 | 2020-08-05 | コニカミノルタ株式会社 | Image forming apparatus, starting method, and computer program |
KR20180016679A (en) * | 2016-08-04 | 2018-02-19 | 삼성전자주식회사 | Storage device using host memory and operating method thereof |
JP6402432B2 (en) * | 2016-09-06 | 2018-10-10 | 株式会社アクセル | Information processing apparatus and information processing method |
KR20180038109A (en) * | 2016-10-05 | 2018-04-16 | 삼성전자주식회사 | Electronic device including monitoring circuit and storage device included therein |
KR20190004094A (en) * | 2017-07-03 | 2019-01-11 | 에스케이하이닉스 주식회사 | Memory system and operating method thereof |
US10970226B2 (en) * | 2017-10-06 | 2021-04-06 | Silicon Motion, Inc. | Method for performing access management in a memory device, associated memory device and controller thereof, and associated electronic device |
TW202314512A (en) * | 2017-12-28 | 2023-04-01 | 慧榮科技股份有限公司 | Flash memory controller, sd card device, method used in flash memory controller, and host for accessing sd card device |
CN110096452A (en) * | 2018-01-31 | 2019-08-06 | 北京忆恒创源科技有限公司 | Non-volatile random access memory and its providing method |
US10678439B2 (en) * | 2018-04-02 | 2020-06-09 | Micron Technology, Inc. | Optimization of memory systems based on performance goals |
CN109782653A (en) * | 2018-12-20 | 2019-05-21 | 上海乾上视觉艺术设计有限公司 | A kind of multimedia middle control system system based on multi-media sharing hall |
KR20200099882A (en) * | 2019-02-15 | 2020-08-25 | 에스케이하이닉스 주식회사 | Memory controller and operating method thereof |
US11237953B2 (en) * | 2019-05-21 | 2022-02-01 | Micron Technology, Inc. | Host device physical address encoding |
US11749335B2 (en) | 2020-11-03 | 2023-09-05 | Jianzhong Bi | Host and its memory module and memory controller |
US11650753B2 (en) * | 2021-07-27 | 2023-05-16 | Beijing Tenafe Electronic Technology Co., Ltd. | Firmware-controlled and table-based conditioning for synchronous handling of exception cases |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110296088A1 (en) * | 2010-05-27 | 2011-12-01 | Sandisk Il Ltd. | Memory management storage to a host device |
US20130007348A1 (en) * | 2011-07-01 | 2013-01-03 | Apple Inc. | Booting Raw Memory from a Host |
Family Cites Families (280)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59135563A (en) | 1983-01-24 | 1984-08-03 | Hitachi Ltd | Computer system having disk cache device |
JPS6124596A (en) | 1984-07-11 | 1986-02-03 | Sagami Chem Res Center | Preparation of halogen-substituted ethylene derivative |
CA1293819C (en) | 1986-08-29 | 1991-12-31 | Thinking Machines Corporation | Very large scale computer |
JPS6464073A (en) | 1987-09-03 | 1989-03-09 | Minolta Camera Kk | Image memory |
JPH0268671A (en) | 1988-09-02 | 1990-03-08 | Matsushita Electric Ind Co Ltd | Picture memory |
JP2661224B2 (en) | 1988-12-23 | 1997-10-08 | 株式会社リコー | Memory expansion method |
US5781753A (en) | 1989-02-24 | 1998-07-14 | Advanced Micro Devices, Inc. | Semi-autonomous RISC pipelines for overlapped execution of RISC-like instructions within the multiple superscalar execution units of a processor having distributed pipeline control for speculative and out-of-order execution of complex instructions |
JP3038781B2 (en) | 1989-04-21 | 2000-05-08 | 日本電気株式会社 | Memory access control circuit |
JPH0679293B2 (en) | 1990-10-15 | 1994-10-05 | 富士通株式会社 | Computer system |
US5680570A (en) | 1991-06-12 | 1997-10-21 | Quantum Corporation | Memory system with dynamically allocatable non-volatile storage capability |
JP3407317B2 (en) | 1991-11-28 | 2003-05-19 | 株式会社日立製作所 | Storage device using flash memory |
AU662973B2 (en) | 1992-03-09 | 1995-09-21 | Auspex Systems, Inc. | High-performance non-volatile ram protected write cache accelerator system |
JPH06236681A (en) | 1993-02-12 | 1994-08-23 | Toshiba Corp | Semiconductor memory |
US5809340A (en) | 1993-04-30 | 1998-09-15 | Packard Bell Nec | Adaptively generating timing signals for access to various memory devices based on stored profiles |
DE69525284T2 (en) | 1994-06-07 | 2002-10-24 | Hitachi Ltd | Information recording device and method for controlling the same for recording / reproducing information by selecting an operating mode |
US5710931A (en) | 1994-09-07 | 1998-01-20 | Canon Kabushiki Kaisha | Suspension state control for information processing devices such as battery powered computers |
JP3687115B2 (en) | 1994-10-27 | 2005-08-24 | ソニー株式会社 | Playback device |
JPH08161216A (en) | 1994-12-09 | 1996-06-21 | Toshiba Corp | Information processor provided with high-speed memory clear function |
US5586291A (en) | 1994-12-23 | 1996-12-17 | Emc Corporation | Disk controller with volatile and non-volatile cache memories |
EP0749063A3 (en) | 1995-06-07 | 1999-01-13 | International Business Machines Corporation | Method and apparatus for suspend/resume operation in a computer |
IT235879Y1 (en) | 1995-06-14 | 2000-07-18 | Olivetti & Co Spa | KEYBOARD FOR DATA INTRODUCTION WITH TRACK POSITIONER |
US5845313A (en) | 1995-07-31 | 1998-12-01 | Lexar | Direct logical block addressing flash memory mass storage architecture |
US6393492B1 (en) | 1995-11-03 | 2002-05-21 | Texas Instruments Incorporated | Method and arrangement for operating a mass memory storage peripheral computer device connected to a host computer |
US5802069A (en) | 1995-11-13 | 1998-09-01 | Intel Corporation | Implementing mass storage device functions using host processor memory |
US5822553A (en) | 1996-03-13 | 1998-10-13 | Diamond Multimedia Systems, Inc. | Multiple parallel digital data stream channel controller architecture |
US5838873A (en) | 1996-05-31 | 1998-11-17 | Thomson Consumer Electronics, Inc. | Packetized data formats for digital data storage media |
US5805882A (en) | 1996-07-19 | 1998-09-08 | Compaq Computer Corporation | Computer system and method for replacing obsolete or corrupt boot code contained within reprogrammable memory with new boot code supplied from an external source through a data port |
JPH10228413A (en) | 1997-02-17 | 1998-08-25 | Ge Yokogawa Medical Syst Ltd | Memory access controlling method device therefor and memory system |
JPH10240607A (en) | 1997-02-26 | 1998-09-11 | Toshiba Corp | Memory system |
US5933626A (en) | 1997-06-12 | 1999-08-03 | Advanced Micro Devices, Inc. | Apparatus and method for tracing microprocessor instructions |
JPH11143643A (en) | 1997-11-06 | 1999-05-28 | Sony Corp | Reproducing device and cache processing method |
US6226710B1 (en) | 1997-11-14 | 2001-05-01 | Utmc Microelectronic Systems Inc. | Content addressable memory (CAM) engine |
US5924097A (en) | 1997-12-23 | 1999-07-13 | Unisys Corporation | Balanced input/output task management for use in multiprocessor transaction processing system |
JP4310821B2 (en) | 1997-12-24 | 2009-08-12 | ソニー株式会社 | Information recording apparatus and method |
JP3990485B2 (en) | 1997-12-26 | 2007-10-10 | 株式会社ルネサステクノロジ | Semiconductor nonvolatile memory device |
JPH11259357A (en) | 1998-03-09 | 1999-09-24 | Seiko Epson Corp | Semiconductor integrated device and nonvolatile memory writing system |
US6173425B1 (en) | 1998-04-15 | 2001-01-09 | Integrated Device Technology, Inc. | Methods of testing integrated circuits to include data traversal path identification information and related status information in test data streams |
US6067300A (en) | 1998-06-11 | 2000-05-23 | Cabletron Systems, Inc. | Method and apparatus for optimizing the transfer of data packets between local area networks |
JP3585091B2 (en) | 1998-06-15 | 2004-11-04 | 富士通株式会社 | Storage device |
US6021076A (en) | 1998-07-16 | 2000-02-01 | Rambus Inc | Apparatus and method for thermal regulation in memory subsystems |
KR100319713B1 (en) | 1998-07-31 | 2002-04-22 | 윤종용 | Programmable mode register for use in synchronized semiconductor memory device |
JP2000057039A (en) | 1998-08-03 | 2000-02-25 | Canon Inc | Method and device for controlling access, file system and information processor |
US6721288B1 (en) | 1998-09-16 | 2004-04-13 | Openwave Systems Inc. | Wireless mobile devices having improved operation during network unavailability |
US6279114B1 (en) | 1998-11-04 | 2001-08-21 | Sandisk Corporation | Voltage negotiation in a single host multiple cards system |
JP2001006379A (en) | 1999-06-16 | 2001-01-12 | Fujitsu Ltd | Flash memory having copying and transfer functions |
US7702831B2 (en) | 2000-01-06 | 2010-04-20 | Super Talent Electronics, Inc. | Flash memory controller for electronic data flash card |
US7889544B2 (en) | 2004-04-05 | 2011-02-15 | Super Talent Electronics, Inc. | High-speed controller for phase-change memory peripheral device |
US6513094B1 (en) | 1999-08-23 | 2003-01-28 | Advanced Micro Devices, Inc. | ROM/DRAM data bus sharing with write buffer and read prefetch activity |
JP2001067786A (en) | 1999-08-30 | 2001-03-16 | Matsushita Electric Ind Co Ltd | Recording and reproducing device |
US6757797B1 (en) | 1999-09-30 | 2004-06-29 | Fujitsu Limited | Copying method between logical disks, disk-storage system and its storage medium |
US6665747B1 (en) | 1999-10-22 | 2003-12-16 | Sun Microsystems, Inc. | Method and apparatus for interfacing with a secondary storage system |
KR20020050270A (en) | 1999-11-09 | 2002-06-26 | 토토라노 제이. 빈센트 | Dynamically adjusting a processor's operational parameters according to its environment |
US7552251B2 (en) | 2003-12-02 | 2009-06-23 | Super Talent Electronics, Inc. | Single-chip multi-media card/secure digital (MMC/SD) controller reading power-on boot code from integrated flash memory for user storage |
US20060075395A1 (en) | 2004-10-01 | 2006-04-06 | Lee Charles C | Flash card system |
US6609182B1 (en) | 2000-01-20 | 2003-08-19 | Microsoft Corporation | Smart hibernation on an operating system with page translation |
JP3955712B2 (en) | 2000-03-03 | 2007-08-08 | 株式会社ルネサステクノロジ | Semiconductor device |
US6785764B1 (en) | 2000-05-11 | 2004-08-31 | Micron Technology, Inc. | Synchronous flash memory with non-volatile mode register |
US20020000931A1 (en) | 2000-04-14 | 2002-01-03 | Mark Petronic | User interface for a two-way satellite communication system |
US6396744B1 (en) | 2000-04-25 | 2002-05-28 | Multi Level Memory Technology | Flash memory with dynamic refresh |
JP2002023962A (en) | 2000-07-07 | 2002-01-25 | Fujitsu Ltd | Disk device and its controlling method |
US6721843B1 (en) | 2000-07-07 | 2004-04-13 | Lexar Media, Inc. | Flash memory architecture implementing simultaneously programmable multiple flash memory banks that are host compatible |
JP3965874B2 (en) | 2000-07-17 | 2007-08-29 | セイコーエプソン株式会社 | Recording method for printing on recording medium using two liquids, recorded matter printed by this recording method, and recording apparatus comprising means for executing this recording method |
JP2002108691A (en) | 2000-09-29 | 2002-04-12 | Mitsubishi Electric Corp | Semiconductor memory and method for controlling the same device |
US6804763B1 (en) | 2000-10-17 | 2004-10-12 | Igt | High performance battery backed ram interface |
EP1199723B1 (en) | 2000-10-18 | 2008-12-31 | STMicroelectronics S.r.l. | Interlaced memory device with random or sequential access |
US6801994B2 (en) | 2000-12-20 | 2004-10-05 | Microsoft Corporation | Software management systems and methods for automotive computing devices |
US6934254B2 (en) | 2001-01-18 | 2005-08-23 | Motorola, Inc. | Method and apparatus for dynamically allocating resources in a communication system |
US6510488B2 (en) | 2001-02-05 | 2003-01-21 | M-Systems Flash Disk Pioneers Ltd. | Method for fast wake-up of a flash memory system |
JP4722305B2 (en) | 2001-02-27 | 2011-07-13 | 富士通セミコンダクター株式会社 | Memory system |
US6779045B2 (en) | 2001-03-21 | 2004-08-17 | Intel Corporation | System and apparatus for increasing the number of operations per transmission for a media management system |
US6990571B2 (en) | 2001-04-25 | 2006-01-24 | Intel Corporation | Method for memory optimization in a digital signal processor |
JP2002351741A (en) | 2001-05-30 | 2002-12-06 | Matsushita Electric Ind Co Ltd | Semiconductor integrated circuit device |
US6732221B2 (en) | 2001-06-01 | 2004-05-04 | M-Systems Flash Disk Pioneers Ltd | Wear leveling of static areas in flash memory |
JP4370063B2 (en) | 2001-06-27 | 2009-11-25 | 富士通マイクロエレクトロニクス株式会社 | Semiconductor memory device control device and semiconductor memory device control method |
EP1446910B1 (en) | 2001-10-22 | 2010-08-11 | Rambus Inc. | Phase adjustment apparatus and method for a memory device signaling system |
JP2003150445A (en) | 2001-11-13 | 2003-05-23 | Fujitsu Ltd | Computer system having external storage device |
US6842829B1 (en) | 2001-12-06 | 2005-01-11 | Lsi Logic Corporation | Method and apparatus to manage independent memory systems as a shared volume |
US6754129B2 (en) | 2002-01-24 | 2004-06-22 | Micron Technology, Inc. | Memory module with integrated bus termination |
US7085866B1 (en) | 2002-02-19 | 2006-08-01 | Hobson Richard F | Hierarchical bus structure and memory access protocol for multiprocessor systems |
FI115562B (en) | 2002-03-27 | 2005-05-31 | Nokia Corp | Method and system for determining power consumption in connection with electronic device and electronic device |
US6892311B2 (en) | 2002-05-08 | 2005-05-10 | Dell Usa, L.P. | System and method for shutting down a host and storage enclosure if the status of the storage enclosure is in a first condition and is determined that the storage enclosure includes a critical storage volume |
AU2002304404A1 (en) | 2002-05-31 | 2003-12-19 | Nokia Corporation | Method and memory adapter for handling data of a mobile device using non-volatile memory |
JP2004021669A (en) | 2002-06-18 | 2004-01-22 | Sanyo Electric Co Ltd | Transfer control system and transfer controller and recording device and transfer control method |
JP2004062928A (en) | 2002-07-25 | 2004-02-26 | Hitachi Ltd | Magnetic disk drive and storage system |
JP4111789B2 (en) | 2002-09-13 | 2008-07-02 | 富士通株式会社 | Semiconductor memory device control method and semiconductor memory device |
US6901298B1 (en) | 2002-09-30 | 2005-05-31 | Rockwell Automation Technologies, Inc. | Saving and restoring controller state and context in an open operating system |
CN1689312B (en) | 2002-10-08 | 2010-04-14 | 皇家飞利浦电子股份有限公司 | Integrated circuit and method for establishing transactions |
US7181611B2 (en) | 2002-10-28 | 2007-02-20 | Sandisk Corporation | Power management block for use in a non-volatile memory system |
US20040088474A1 (en) | 2002-10-30 | 2004-05-06 | Lin Jin Shin | NAND type flash memory disk device and method for detecting the logical address |
DE60335926D1 (en) | 2002-10-31 | 2011-03-10 | Ring Technology Entpr S Llc | Methods and systems for a storage system |
US7949777B2 (en) | 2002-11-01 | 2011-05-24 | Avid Technology, Inc. | Communication protocol for controlling transfer of temporal data over a bus between devices in synchronization with a periodic reference signal |
US7290093B2 (en) * | 2003-01-07 | 2007-10-30 | Intel Corporation | Cache memory to support a processor's power mode of operation |
US7181574B1 (en) | 2003-01-30 | 2007-02-20 | Veritas Operating Corporation | Server cluster using informed prefetching |
FI117489B (en) | 2003-02-07 | 2006-10-31 | Nokia Corp | A method for indicating a memory card, a system using a memory card, and a memory card |
EP1606822B1 (en) | 2003-03-19 | 2011-10-26 | Nxp B.V. | Universal memory device having a profile storage unit |
US7233335B2 (en) | 2003-04-21 | 2007-06-19 | Nividia Corporation | System and method for reserving and managing memory spaces in a memory resource |
US20040230317A1 (en) | 2003-05-15 | 2004-11-18 | Sun Microsystems, Inc. | Method, system, and program for allocating storage resources |
US6981123B2 (en) | 2003-05-22 | 2005-12-27 | Seagate Technology Llc | Device-managed host buffer |
US7231537B2 (en) | 2003-07-03 | 2007-06-12 | Micron Technology, Inc. | Fast data access mode in a memory device |
KR100532448B1 (en) | 2003-07-12 | 2005-11-30 | 삼성전자주식회사 | Memory controller capable of controlling refresh period of memory and method thereof |
US7822105B2 (en) | 2003-09-02 | 2010-10-26 | Sirf Technology, Inc. | Cross-correlation removal of carrier wave jamming signals |
US20050071570A1 (en) | 2003-09-26 | 2005-03-31 | Takasugl Robin Alexis | Prefetch controller for controlling retrieval of data from a data storage device |
US7321958B2 (en) | 2003-10-30 | 2008-01-22 | International Business Machines Corporation | System and method for sharing memory by heterogeneous processors |
US7120766B2 (en) | 2003-12-22 | 2006-10-10 | Inernational Business Machines Corporation | Apparatus and method to initialize information disposed in an information storage and retrieval system |
US7594135B2 (en) | 2003-12-31 | 2009-09-22 | Sandisk Corporation | Flash memory system startup operation |
DE502004005699D1 (en) | 2004-02-27 | 2008-01-24 | Orga Systems Gmbh | Apparatus and method for updating the configuration of the data memory of the smart card of a mobile terminal |
US20050204113A1 (en) | 2004-03-09 | 2005-09-15 | International Business Machines Corp. | Method, system and storage medium for dynamically selecting a page management policy for a memory controller |
CN100559361C (en) | 2004-03-10 | 2009-11-11 | Nxp股份有限公司 | Integrated circuit and be used for the method for storage access control |
JP4402997B2 (en) | 2004-03-26 | 2010-01-20 | 株式会社日立製作所 | Storage device |
EP1870814B1 (en) | 2006-06-19 | 2014-08-13 | Texas Instruments France | Method and apparatus for secure demand paging for processor devices |
JP2005309653A (en) | 2004-04-20 | 2005-11-04 | Hitachi Global Storage Technologies Netherlands Bv | Disk device and cache control method |
CN100538691C (en) | 2004-04-26 | 2009-09-09 | 皇家飞利浦电子股份有限公司 | Be used to send integrated circuit, data handling system and the method for affairs |
EP1746510A4 (en) | 2004-04-28 | 2008-08-27 | Matsushita Electric Ind Co Ltd | Nonvolatile storage device and data write method |
US7480749B1 (en) | 2004-05-27 | 2009-01-20 | Nvidia Corporation | Main memory as extended disk buffer memory |
US7958292B2 (en) | 2004-06-23 | 2011-06-07 | Marvell World Trade Ltd. | Disk drive system on chip with integrated buffer memory and support for host memory access |
JP4768237B2 (en) | 2004-06-25 | 2011-09-07 | 株式会社東芝 | Portable electronic device and method for controlling portable electronic device |
US7380095B2 (en) | 2004-06-30 | 2008-05-27 | Intel Corporation | System and method for simulating real-mode memory access with access to extended memory |
US8490102B2 (en) | 2004-07-29 | 2013-07-16 | International Business Machines Corporation | Resource allocation management using IOC token requestor logic |
US7233538B1 (en) | 2004-08-02 | 2007-06-19 | Sun Microsystems, Inc. | Variable memory refresh rate for DRAM |
US8843727B2 (en) | 2004-09-30 | 2014-09-23 | Intel Corporation | Performance enhancement of address translation using translation tables covering large address spaces |
US7334107B2 (en) | 2004-09-30 | 2008-02-19 | Intel Corporation | Caching support for direct memory access address translation |
US20060120235A1 (en) | 2004-12-06 | 2006-06-08 | Teac Aerospace Technologies | System and method of erasing non-volatile recording media |
US20060119602A1 (en) | 2004-12-07 | 2006-06-08 | Fisher Andrew J | Address based graphics protocol |
US7243173B2 (en) | 2004-12-14 | 2007-07-10 | Rockwell Automation Technologies, Inc. | Low protocol, high speed serial transfer for intra-board or inter-board data communication |
JP2006195569A (en) | 2005-01-11 | 2006-07-27 | Sony Corp | Memory unit |
KR100684942B1 (en) | 2005-02-07 | 2007-02-20 | 삼성전자주식회사 | Adaptive flash memory control device with multiple mapping schemes and flash memory system havintg the same |
US7450456B2 (en) | 2005-03-30 | 2008-11-11 | Intel Corporation | Temperature determination and communication for multiple devices of a memory module |
US7206230B2 (en) * | 2005-04-01 | 2007-04-17 | Sandisk Corporation | Use of data latches in cache operations of non-volatile memories |
KR100626391B1 (en) | 2005-04-01 | 2006-09-20 | 삼성전자주식회사 | Onenand flash memory and data processing system including the same |
US7275140B2 (en) | 2005-05-12 | 2007-09-25 | Sandisk Il Ltd. | Flash memory management method that is resistant to data corruption by power loss |
KR100706246B1 (en) | 2005-05-24 | 2007-04-11 | 삼성전자주식회사 | Memory card capable of improving read performance |
JP2006343923A (en) | 2005-06-08 | 2006-12-21 | Fujitsu Ltd | Disk recording device |
US20060288130A1 (en) | 2005-06-21 | 2006-12-21 | Rajesh Madukkarumukumana | Address window support for direct memory access translation |
US7610445B1 (en) | 2005-07-18 | 2009-10-27 | Palm, Inc. | System and method for improving data integrity and memory performance using non-volatile media |
US7571295B2 (en) | 2005-08-04 | 2009-08-04 | Intel Corporation | Memory manager for heterogeneous memory control |
JP4305429B2 (en) | 2005-08-18 | 2009-07-29 | トヨタ自動車株式会社 | In-wheel suspension |
JP2007052717A (en) | 2005-08-19 | 2007-03-01 | Fujitsu Ltd | Data transfer device and method |
JP4433311B2 (en) | 2005-09-12 | 2010-03-17 | ソニー株式会社 | Semiconductor memory device, electronic device, and mode setting method |
JP4685567B2 (en) | 2005-09-15 | 2011-05-18 | 株式会社日立製作所 | Service providing system by information processing device |
KR100673013B1 (en) | 2005-09-21 | 2007-01-24 | 삼성전자주식회사 | Memory controller and data processing system with the same |
CN110096469A (en) | 2005-09-30 | 2019-08-06 | 考文森智财管理公司 | Multiple independent serial link memories |
JP4903415B2 (en) | 2005-10-18 | 2012-03-28 | 株式会社日立製作所 | Storage control system and storage control method |
JP2007115382A (en) | 2005-10-24 | 2007-05-10 | Renesas Technology Corp | Semiconductor integrated circuit, storage device, and control program |
US7783845B2 (en) | 2005-11-14 | 2010-08-24 | Sandisk Corporation | Structures for the management of erase operations in non-volatile memories |
JP2007156597A (en) | 2005-12-01 | 2007-06-21 | Hitachi Ltd | Storage device |
US20070136523A1 (en) | 2005-12-08 | 2007-06-14 | Bonella Randy M | Advanced dynamic disk memory module special operations |
US20070147115A1 (en) | 2005-12-28 | 2007-06-28 | Fong-Long Lin | Unified memory and controller |
US7492368B1 (en) | 2006-01-24 | 2009-02-17 | Nvidia Corporation | Apparatus, system, and method for coalescing parallel memory requests |
US20070226795A1 (en) | 2006-02-09 | 2007-09-27 | Texas Instruments Incorporated | Virtual cores and hardware-supported hypervisor integrated circuits, systems, methods and processes of manufacture |
JP4887824B2 (en) | 2006-02-16 | 2012-02-29 | 富士通セミコンダクター株式会社 | Memory system |
US7951008B2 (en) | 2006-03-03 | 2011-05-31 | Igt | Non-volatile memory management technique implemented in a gaming machine |
JP4167695B2 (en) | 2006-03-28 | 2008-10-15 | 株式会社Snkプレイモア | Game machine |
US7925860B1 (en) | 2006-05-11 | 2011-04-12 | Nvidia Corporation | Maximized memory throughput using cooperative thread arrays |
CN101449251B (en) | 2006-05-23 | 2011-05-11 | 莫塞德技术公司 | Apparatus and method for establishing device identifiers for serially interconnected devices |
US7753281B2 (en) | 2006-06-01 | 2010-07-13 | Hewlett-Packard Development Company, L.P. | System and method of updating a first version of a data file in a contactless flash memory device |
JP4182993B2 (en) | 2006-06-30 | 2008-11-19 | Tdk株式会社 | MEMORY CONTROLLER, FLASH MEMORY SYSTEM HAVING MEMORY CONTROLLER, AND FLASH MEMORY CONTROL METHOD |
US7836245B2 (en) | 2006-07-31 | 2010-11-16 | Kabushiki Kaisha Toshiba | Nonvolatile memory system, and data read/write method for nonvolatile memory system |
US7676702B2 (en) * | 2006-08-14 | 2010-03-09 | International Business Machines Corporation | Preemptive data protection for copy services in storage systems and applications |
US9798528B2 (en) | 2006-09-13 | 2017-10-24 | International Business Machines Corporation | Software solution for cooperative memory-side and processor-side data prefetching |
US20080081609A1 (en) | 2006-09-29 | 2008-04-03 | Motorola, Inc. | Method and system for associating a user profile to a sim card |
US20080082714A1 (en) | 2006-09-29 | 2008-04-03 | Nasa Hq's. | Systems, methods and apparatus for flash drive |
US7787870B2 (en) | 2006-09-29 | 2010-08-31 | Motorola, Inc. | Method and system for associating a user profile to a caller identifier |
JP4933211B2 (en) | 2006-10-10 | 2012-05-16 | 株式会社日立製作所 | Storage device, control device, and control method |
US8935302B2 (en) | 2006-12-06 | 2015-01-13 | Intelligent Intellectual Property Holdings 2 Llc | Apparatus, system, and method for data block usage information synchronization for a non-volatile storage volume |
TWM317043U (en) | 2006-12-27 | 2007-08-11 | Genesys Logic Inc | Cache device of the flash memory address transformation layer |
TWI463321B (en) | 2007-01-10 | 2014-12-01 | Mobile Semiconductor Corp | Adaptive memory system for enhancing the performance of an external computing device |
KR100849182B1 (en) | 2007-01-22 | 2008-07-30 | 삼성전자주식회사 | Semiconductor card package and method of forming the same |
KR100896181B1 (en) | 2007-01-26 | 2009-05-12 | 삼성전자주식회사 | Apparatus and method for controlling an embedded NAND flash memory |
US8312559B2 (en) | 2007-01-26 | 2012-11-13 | Hewlett-Packard Development Company, L.P. | System and method of wireless security authentication |
KR100823171B1 (en) * | 2007-02-01 | 2008-04-18 | 삼성전자주식회사 | Computer system having a partitioned flash translation layer and flash translation layer partition method thereof |
KR100881052B1 (en) | 2007-02-13 | 2009-01-30 | 삼성전자주식회사 | System for searching mapping table of flash memory and method for searching therefore |
US20080235477A1 (en) | 2007-03-19 | 2008-09-25 | Rawson Andrew R | Coherent data mover |
JP2008250961A (en) | 2007-03-30 | 2008-10-16 | Nec Corp | Storage medium control device, data storage device, data storage system, method and control program |
JP2008250718A (en) | 2007-03-30 | 2008-10-16 | Toshiba Corp | Storage device using nonvolatile cache memory and control method thereof |
US7760569B2 (en) | 2007-04-05 | 2010-07-20 | Qimonda Ag | Semiconductor memory device with temperature control |
KR100855578B1 (en) | 2007-04-30 | 2008-09-01 | 삼성전자주식회사 | Circuit and method for refresh period control in semiconductor memory device |
ATE519320T1 (en) | 2007-05-07 | 2011-08-15 | Vorne Ind Inc | METHOD AND SYSTEM FOR EXPANDING THE CAPACITIES OF IMPLEMENTED DEVICES VIA NETWORK CLIENTS |
US7606944B2 (en) | 2007-05-10 | 2009-10-20 | Dot Hill Systems Corporation | Dynamic input/output optimization within a storage controller |
JP2009003783A (en) | 2007-06-22 | 2009-01-08 | Toshiba Corp | Control device and control method for nonvolatile memory and storage device |
EP2169558B1 (en) | 2007-07-18 | 2015-01-07 | Fujitsu Limited | Memory refresh device and memory refresh method |
WO2009016832A1 (en) | 2007-07-31 | 2009-02-05 | Panasonic Corporation | Nonvolatile storage device and nonvolatile storage system |
US8166238B2 (en) | 2007-10-23 | 2012-04-24 | Samsung Electronics Co., Ltd. | Method, device, and system for preventing refresh starvation in shared memory bank |
US7730248B2 (en) | 2007-12-13 | 2010-06-01 | Texas Instruments Incorporated | Interrupt morphing and configuration, circuits, systems and processes |
US8185685B2 (en) | 2007-12-14 | 2012-05-22 | Hitachi Global Storage Technologies Netherlands B.V. | NAND flash module replacement for DRAM module |
US8880483B2 (en) | 2007-12-21 | 2014-11-04 | Sandisk Technologies Inc. | System and method for implementing extensions to intelligently manage resources of a mass storage system |
KR101077339B1 (en) | 2007-12-28 | 2011-10-26 | 가부시끼가이샤 도시바 | Semiconductor storage device |
US8892831B2 (en) * | 2008-01-16 | 2014-11-18 | Apple Inc. | Memory subsystem hibernation |
US8209463B2 (en) | 2008-02-05 | 2012-06-26 | Spansion Llc | Expansion slots for flash memory based random access memory subsystem |
US8332572B2 (en) | 2008-02-05 | 2012-12-11 | Spansion Llc | Wear leveling mechanism using a DRAM buffer |
US7962684B2 (en) | 2008-02-14 | 2011-06-14 | Sandisk Corporation | Overlay management in a flash memory storage device |
US8180975B2 (en) | 2008-02-26 | 2012-05-15 | Microsoft Corporation | Controlling interference in shared memory systems using parallelism-aware batch scheduling |
JP4672742B2 (en) | 2008-02-27 | 2011-04-20 | 株式会社東芝 | Memory controller and memory system |
US8307180B2 (en) | 2008-02-28 | 2012-11-06 | Nokia Corporation | Extended utilization area for a memory device |
JP4643667B2 (en) | 2008-03-01 | 2011-03-02 | 株式会社東芝 | Memory system |
US8775718B2 (en) | 2008-05-23 | 2014-07-08 | Netapp, Inc. | Use of RDMA to access non-volatile solid-state memory in a network storage system |
KR101456976B1 (en) | 2008-06-09 | 2014-11-03 | 삼성전자 주식회사 | Memory test device and testing method for memory |
US8099522B2 (en) | 2008-06-09 | 2012-01-17 | International Business Machines Corporation | Arrangements for I/O control in a virtualized system |
US20090313420A1 (en) * | 2008-06-13 | 2009-12-17 | Nimrod Wiesz | Method for saving an address map in a memory device |
US9223642B2 (en) | 2013-03-15 | 2015-12-29 | Super Talent Technology, Corp. | Green NAND device (GND) driver with DRAM data persistence for enhanced flash endurance and performance |
US8166229B2 (en) | 2008-06-30 | 2012-04-24 | Intel Corporation | Apparatus and method for multi-level cache utilization |
US8139430B2 (en) | 2008-07-01 | 2012-03-20 | International Business Machines Corporation | Power-on initialization and test for a cascade interconnect memory system |
WO2010020992A1 (en) | 2008-08-21 | 2010-02-25 | Xsignnet Ltd. | Storage system and method of operating thereof |
CN101667103B (en) | 2008-09-01 | 2011-05-04 | 智微科技股份有限公司 | Disk array 5 controller and access method |
US8103830B2 (en) | 2008-09-30 | 2012-01-24 | Intel Corporation | Disabling cache portions during low voltage operations |
US8181046B2 (en) | 2008-10-29 | 2012-05-15 | Sandisk Il Ltd. | Transparent self-hibernation of non-volatile memory system |
US8316201B2 (en) | 2008-12-18 | 2012-11-20 | Sandisk Il Ltd. | Methods for executing a command to write data from a source location to a destination location in a memory device |
US8639874B2 (en) | 2008-12-22 | 2014-01-28 | International Business Machines Corporation | Power management of a spare DRAM on a buffered DIMM by issuing a power on/off command to the DRAM device |
US8239613B2 (en) | 2008-12-30 | 2012-08-07 | Intel Corporation | Hybrid memory device |
US8094500B2 (en) | 2009-01-05 | 2012-01-10 | Sandisk Technologies Inc. | Non-volatile memory and method with write cache partitioning |
US8832354B2 (en) * | 2009-03-25 | 2014-09-09 | Apple Inc. | Use of host system resources by memory controller |
US8533445B2 (en) * | 2009-04-21 | 2013-09-10 | Hewlett-Packard Development Company, L.P. | Disabling a feature that prevents access to persistent secondary storage |
DE112009004621B4 (en) | 2009-05-04 | 2018-08-23 | Hewlett-Packard Development Company, L.P. | Memory device clear command with a control field controllable by a requester device |
US8806144B2 (en) | 2009-05-12 | 2014-08-12 | Stec, Inc. | Flash storage device with read cache |
US8250282B2 (en) | 2009-05-14 | 2012-08-21 | Micron Technology, Inc. | PCM memories for storage bus interfaces |
US8180981B2 (en) | 2009-05-15 | 2012-05-15 | Oracle America, Inc. | Cache coherent support for flash in a memory hierarchy |
US8533437B2 (en) | 2009-06-01 | 2013-09-10 | Via Technologies, Inc. | Guaranteed prefetch instruction |
US8874824B2 (en) | 2009-06-04 | 2014-10-28 | Memory Technologies, LLC | Apparatus and method to share host system RAM with mass storage memory RAM |
US20100332922A1 (en) | 2009-06-30 | 2010-12-30 | Mediatek Inc. | Method for managing device and solid state disk drive utilizing the same |
JP2011022657A (en) | 2009-07-13 | 2011-02-03 | Fujitsu Ltd | Memory system and information processor |
JP2011028537A (en) | 2009-07-27 | 2011-02-10 | Buffalo Inc | Method to speed up access to external storage device and external storage system |
US20110258372A1 (en) | 2009-07-29 | 2011-10-20 | Panasonic Corporation | Memory device, host device, and memory system |
US8266481B2 (en) | 2009-07-29 | 2012-09-11 | Stec, Inc. | System and method of wear-leveling in flash storage |
US8453021B2 (en) | 2009-07-29 | 2013-05-28 | Stec, Inc. | Wear leveling in solid-state device |
JP2011039849A (en) | 2009-08-12 | 2011-02-24 | Canon Inc | Information processing device, control method therefor, and program |
US8667225B2 (en) | 2009-09-11 | 2014-03-04 | Advanced Micro Devices, Inc. | Store aware prefetching for a datastream |
US9952977B2 (en) | 2009-09-25 | 2018-04-24 | Nvidia Corporation | Cache operations and policies for a multi-threaded client |
WO2011044154A1 (en) | 2009-10-05 | 2011-04-14 | Marvell Semiconductor, Inc. | Data caching in non-volatile memory |
JP2011082911A (en) | 2009-10-09 | 2011-04-21 | Sony Corp | Peripheral device, and device connection system |
JP5526697B2 (en) | 2009-10-14 | 2014-06-18 | ソニー株式会社 | Storage device and memory system |
KR101602939B1 (en) * | 2009-10-16 | 2016-03-15 | 삼성전자주식회사 | Nonvolatile memory system and method for managing data thereof |
KR101638061B1 (en) | 2009-10-27 | 2016-07-08 | 삼성전자주식회사 | Flash memory system and flash defrag method thereof |
US8335897B2 (en) | 2009-12-15 | 2012-12-18 | Seagate Technology Llc | Data storage management in heterogeneous memory systems |
US8443263B2 (en) * | 2009-12-30 | 2013-05-14 | Sandisk Technologies Inc. | Method and controller for performing a copy-back operation |
US8255617B2 (en) * | 2010-01-26 | 2012-08-28 | Seagate Technology Llc | Maintaining data integrity in a data storage device |
US8364886B2 (en) * | 2010-01-26 | 2013-01-29 | Seagate Technology Llc | Verifying whether metadata identifies a most current version of stored data in a memory space |
US9128718B1 (en) | 2010-03-29 | 2015-09-08 | Amazon Technologies, Inc. | Suspend using internal rewriteable memory |
US8291172B2 (en) | 2010-04-27 | 2012-10-16 | Via Technologies, Inc. | Multi-modal data prefetcher |
JP4988007B2 (en) | 2010-05-13 | 2012-08-01 | 株式会社東芝 | Information processing apparatus and driver |
KR101734204B1 (en) | 2010-06-01 | 2017-05-12 | 삼성전자주식회사 | Flash memory device and system including program sequencer and program method thereof |
US8397101B2 (en) * | 2010-06-03 | 2013-03-12 | Seagate Technology Llc | Ensuring a most recent version of data is recovered from a memory |
US8826051B2 (en) | 2010-07-26 | 2014-09-02 | Apple Inc. | Dynamic allocation of power budget to a system having non-volatile memory and a processor |
WO2012021380A2 (en) | 2010-08-13 | 2012-02-16 | Rambus Inc. | Fast-wake memory |
KR101736384B1 (en) * | 2010-09-29 | 2017-05-16 | 삼성전자주식회사 | Nonvolatile Memory System |
US8938574B2 (en) | 2010-10-26 | 2015-01-20 | Lsi Corporation | Methods and systems using solid-state drives as storage controller cache memory |
TWI417727B (en) | 2010-11-22 | 2013-12-01 | Phison Electronics Corp | Memory storage device, memory controller thereof, and method for responding instruction sent from host thereof |
WO2012082792A2 (en) | 2010-12-13 | 2012-06-21 | Fusion-Io, Inc. | Apparatus, system, and method for auto-commit memory |
GB2486738B (en) | 2010-12-24 | 2018-09-19 | Qualcomm Technologies Int Ltd | Instruction execution |
US20120179874A1 (en) * | 2011-01-07 | 2012-07-12 | International Business Machines Corporation | Scalable cloud storage architecture |
US10631246B2 (en) | 2011-02-14 | 2020-04-21 | Microsoft Technology Licensing, Llc | Task switching on mobile devices |
US8694764B2 (en) | 2011-02-24 | 2014-04-08 | Microsoft Corporation | Multi-phase resume from hibernate |
US8706955B2 (en) * | 2011-07-01 | 2014-04-22 | Apple Inc. | Booting a memory device from a host |
US9645758B2 (en) | 2011-07-22 | 2017-05-09 | Sandisk Technologies Llc | Apparatus, system, and method for indexing data of an append-only, log-based structure |
US9141394B2 (en) | 2011-07-29 | 2015-09-22 | Marvell World Trade Ltd. | Switching between processor cache and random-access memory |
JP5762930B2 (en) | 2011-11-17 | 2015-08-12 | 株式会社東芝 | Information processing apparatus and semiconductor memory device |
TWI521343B (en) | 2011-08-01 | 2016-02-11 | Toshiba Kk | An information processing device, a semiconductor memory device, and a semiconductor memory device |
CN102511044B (en) | 2011-09-06 | 2013-10-02 | 华为技术有限公司 | Method for deleting the data and device thereof |
US8719464B2 (en) | 2011-11-30 | 2014-05-06 | Advanced Micro Device, Inc. | Efficient memory and resource management |
US20130145055A1 (en) | 2011-12-02 | 2013-06-06 | Andrew Kegel | Peripheral Memory Management |
US9829951B2 (en) | 2011-12-13 | 2017-11-28 | Intel Corporation | Enhanced system sleep state support in servers using non-volatile random access memory |
BR112014013390A2 (en) | 2011-12-20 | 2017-06-13 | Intel Corp | dynamic partial power reduction of memory side cache in 2-tier memory hierarchy |
WO2013095486A1 (en) | 2011-12-22 | 2013-06-27 | Intel Corporation | Multi user electronic wallet and management thereof |
US9069551B2 (en) | 2011-12-22 | 2015-06-30 | Sandisk Technologies Inc. | Systems and methods of exiting hibernation in response to a triggering event |
US8879346B2 (en) | 2011-12-30 | 2014-11-04 | Intel Corporation | Mechanisms for enabling power management of embedded dynamic random access memory on a semiconductor integrated circuit package |
CN102609378B (en) | 2012-01-18 | 2016-03-30 | 中国科学院计算技术研究所 | A kind of message type internal storage access device and access method thereof |
US9417998B2 (en) | 2012-01-26 | 2016-08-16 | Memory Technologies Llc | Apparatus and method to provide cache move with non-volatile mass memory system |
US9311226B2 (en) | 2012-04-20 | 2016-04-12 | Memory Technologies Llc | Managing operational state data of a memory module using host memory in association with state change |
US8930633B2 (en) | 2012-06-14 | 2015-01-06 | International Business Machines Corporation | Reducing read latency using a pool of processing cores |
US9164804B2 (en) | 2012-06-20 | 2015-10-20 | Memory Technologies Llc | Virtual memory module |
JP2014044490A (en) | 2012-08-24 | 2014-03-13 | Toshiba Corp | Host device and memory device |
US9116820B2 (en) | 2012-08-28 | 2015-08-25 | Memory Technologies Llc | Dynamic central cache memory |
WO2014081719A1 (en) | 2012-11-20 | 2014-05-30 | Peddle Charles I | Solid state drive architectures |
US9229854B1 (en) | 2013-01-28 | 2016-01-05 | Radian Memory Systems, LLC | Multi-array operation support and related devices, systems and software |
US9652376B2 (en) | 2013-01-28 | 2017-05-16 | Radian Memory Systems, Inc. | Cooperative flash memory control |
KR102074329B1 (en) | 2013-09-06 | 2020-02-06 | 삼성전자주식회사 | Storage device and data porcessing method thereof |
US10248587B2 (en) | 2013-11-08 | 2019-04-02 | Sandisk Technologies Llc | Reduced host data command processing |
US20150160863A1 (en) | 2013-12-10 | 2015-06-11 | Memory Technologies Llc | Unified memory type aware storage module |
WO2015089488A1 (en) | 2013-12-12 | 2015-06-18 | Memory Technologies Llc | Channel optimized storage modules |
CN103761988B (en) | 2013-12-27 | 2018-01-16 | 华为技术有限公司 | Solid state hard disc and data movement method |
US10249351B2 (en) | 2016-11-06 | 2019-04-02 | Intel Corporation | Memory device with flexible internal data write control circuitry |
KR20180055297A (en) | 2016-11-16 | 2018-05-25 | 삼성전자주식회사 | Memory device and memory system performing unmap read |
-
2012
- 2012-04-20 US US13/451,951 patent/US9311226B2/en active Active
-
2013
- 2013-03-22 EP EP13160531.3A patent/EP2657846A1/en not_active Withdrawn
- 2013-04-19 TW TW102114073A patent/TWI581181B/en active
- 2013-04-19 WO PCT/US2013/037298 patent/WO2013158953A1/en active Application Filing
- 2013-04-19 TW TW107132459A patent/TWI695314B/en active
- 2013-04-19 TW TW109115209A patent/TWI730753B/en active
- 2013-04-19 CN CN201310136995.XA patent/CN103377009B/en active Active
- 2013-04-19 CN CN201610905925.XA patent/CN106445834B/en active Active
- 2013-04-19 TW TW110117732A patent/TW202132970A/en unknown
- 2013-04-19 TW TW106101747A patent/TWI645334B/en active
-
2016
- 2016-03-30 US US15/085,815 patent/US10042586B2/en active Active
-
2018
- 2018-08-03 US US16/054,582 patent/US20190034122A1/en not_active Abandoned
-
2020
- 2020-06-04 US US16/892,628 patent/US11226771B2/en active Active
-
2021
- 2021-12-29 US US17/646,315 patent/US11782647B2/en active Active
-
2023
- 2023-09-11 US US18/464,711 patent/US20230418523A1/en active Pending
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110296088A1 (en) * | 2010-05-27 | 2011-12-01 | Sandisk Il Ltd. | Memory management storage to a host device |
US20130007348A1 (en) * | 2011-07-01 | 2013-01-03 | Apple Inc. | Booting Raw Memory from a Host |
Cited By (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11550476B2 (en) | 2008-02-28 | 2023-01-10 | Memory Technologies Llc | Extended utilization area for a memory device |
US11182079B2 (en) | 2008-02-28 | 2021-11-23 | Memory Technologies Llc | Extended utilization area for a memory device |
US11494080B2 (en) | 2008-02-28 | 2022-11-08 | Memory Technologies Llc | Extended utilization area for a memory device |
US10540094B2 (en) | 2008-02-28 | 2020-01-21 | Memory Technologies Llc | Extended utilization area for a memory device |
US11829601B2 (en) | 2008-02-28 | 2023-11-28 | Memory Technologies Llc | Extended utilization area for a memory device |
US11907538B2 (en) | 2008-02-28 | 2024-02-20 | Memory Technologies Llc | Extended utilization area for a memory device |
US10983697B2 (en) | 2009-06-04 | 2021-04-20 | Memory Technologies Llc | Apparatus and method to share host system RAM with mass storage memory RAM |
US11733869B2 (en) | 2009-06-04 | 2023-08-22 | Memory Technologies Llc | Apparatus and method to share host system RAM with mass storage memory RAM |
US11775173B2 (en) | 2009-06-04 | 2023-10-03 | Memory Technologies Llc | Apparatus and method to share host system RAM with mass storage memory RAM |
US10877665B2 (en) | 2012-01-26 | 2020-12-29 | Memory Technologies Llc | Apparatus and method to provide cache move with non-volatile mass memory system |
US11797180B2 (en) | 2012-01-26 | 2023-10-24 | Memory Technologies Llc | Apparatus and method to provide cache move with non-volatile mass memory system |
US11226771B2 (en) | 2012-04-20 | 2022-01-18 | Memory Technologies Llc | Managing operational state data in memory module |
US11782647B2 (en) | 2012-04-20 | 2023-10-10 | Memory Technologies Llc | Managing operational state data in memory module |
Also Published As
Publication number | Publication date |
---|---|
WO2013158953A1 (en) | 2013-10-24 |
US9311226B2 (en) | 2016-04-12 |
US20160246546A1 (en) | 2016-08-25 |
TWI730753B (en) | 2021-06-11 |
US10042586B2 (en) | 2018-08-07 |
US20230418523A1 (en) | 2023-12-28 |
US11226771B2 (en) | 2022-01-18 |
US20200293232A1 (en) | 2020-09-17 |
TWI581181B (en) | 2017-05-01 |
TW201917561A (en) | 2019-05-01 |
CN106445834A (en) | 2017-02-22 |
TW201407468A (en) | 2014-02-16 |
TWI645334B (en) | 2018-12-21 |
US20220197565A1 (en) | 2022-06-23 |
EP2657846A1 (en) | 2013-10-30 |
TW202032359A (en) | 2020-09-01 |
CN106445834B (en) | 2022-11-18 |
US20130282957A1 (en) | 2013-10-24 |
TW202132970A (en) | 2021-09-01 |
TWI695314B (en) | 2020-06-01 |
TW201712528A (en) | 2017-04-01 |
CN103377009B (en) | 2016-12-07 |
US11782647B2 (en) | 2023-10-10 |
CN103377009A (en) | 2013-10-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11782647B2 (en) | Managing operational state data in memory module | |
US11733869B2 (en) | Apparatus and method to share host system RAM with mass storage memory RAM | |
US11797180B2 (en) | Apparatus and method to provide cache move with non-volatile mass memory system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MEMORY TECHNOLOGIES LLC, NEVADA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NOKIA INC.;REEL/FRAME:046553/0229 Effective date: 20130325 Owner name: NOKIA CORPORATION, FINLAND Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MYLLY, KIMMO J.;REEL/FRAME:046553/0076 Effective date: 20120425 Owner name: NOKIA INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NOKIA CORPORATION;REEL/FRAME:046553/0168 Effective date: 20130324 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |