US20160148658A1 - Electronic device and data transmission method thereof - Google Patents
Electronic device and data transmission method thereof Download PDFInfo
- Publication number
- US20160148658A1 US20160148658A1 US14/677,599 US201514677599A US2016148658A1 US 20160148658 A1 US20160148658 A1 US 20160148658A1 US 201514677599 A US201514677599 A US 201514677599A US 2016148658 A1 US2016148658 A1 US 2016148658A1
- Authority
- US
- United States
- Prior art keywords
- data
- electronic device
- read
- host device
- header
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
- G11C7/1057—Data output buffers, e.g. comprising level conversion circuits, circuits for adapting load
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1668—Details of memory controller
- G06F13/1673—Details of memory controller using buffers
Definitions
- the disclosure relates to an electronic device and a data transmission method thereof, more particularly to an electronic device and a data transmission method thereof, which allows multiple-type data to be transmitted.
- serial general purpose input output (SGPIO) structure has to allocate a fixed number of time slots to a complex programmable logic device (CPLD) before performing data transmission.
- CPLD complex programmable logic device
- the SGPIO structure can not increase the number of types of data to be transmitted.
- the fixed number of time slots limits the types of data to be transmitted. For example, if a package can carry only 8 bits and the SGPIO structure transmits only 8 pieces of data, it may need more than one package to collect the entire data sometimes.
- an electronic device is coupled with a host device, receives a plurality of data to be transmitted, and includes a counter, a multiplexer, and a buffer.
- the counter counts the number of read times that the host device reads the electronic device, and produces a read time header corresponding to the number of read times.
- the multiplexer is electrically connected to the counter and selects a piece of transmission data in the plurality of data to be transmitted according to the read time header. Each of the plurality of data to be transmitted corresponds to a different read time header related to the varied number of read times.
- the buffer is electrically connected to the counter and an output terminal of the multiplexer, buffers the read time header, and outputs the read time header and the transmission data to the host device after receiving the transmission data.
- the host device decodes the read time header and the transmission data to obtain the selected data to be transmitted.
- the electronic device further includes a clock detector electrically connected to the counter.
- the clock detector determines whether the host device reads the electronic device, according to a clock signal provided by the host device.
- the counter produces the read time header according to a loading signal outputted by the host device.
- the counter when the number of read times is equal to a default value, the counter resets the number of read times to zero and recounts the number of read times that the host device reads the electronic device.
- the number of time slots for the read time header and the transmission data is M
- the number of time slots for the read time header is N
- the default value is 2N ⁇ 1
- M and N are positive integers
- a data transmission method is applied to the data transmission between an electronic device and a host device.
- the electronic device receives a plurality of data to be transmitted and is electrically connected to the host device.
- the data transmission method includes the following steps.
- the electronic device counts the number of read times that the host device reads the electronic device, and produces a read time header according to the number of read times.
- the electronic device selects a piece of transmission data from the plurality of data to be transmitted according to the read time header.
- Each of the plurality of data to be transmitted corresponds to a different read time header related to the varied number of read times.
- the electronic device outputs the read time header and the transmission data to the host device.
- the host device decodes the read time header and the transmission data to obtain the selected data to be transmitted.
- the data transmission method before the electronic device counts the number of read times that the host device reads the electronic device, the data transmission method further includes determining whether the host device reads the electronic device, according to a clock signal outputted by the host device.
- the electronic device produces the read time header according to a loading signal outputted by the host device.
- the number of time slots for the read time header and the transmission data is M
- the number of time slots for the read time header is N
- the default value is 2N ⁇ 1
- M and N are positive integers
- FIG. 1 is a functional block diagram of an electronic device according to an embodiment of the disclosure
- FIG. 2 is a schematic diagram of the allocation of time slots when the electronic device in FIG. 1 transmits data via a serial general purpose input/output interface according to an embodiment of the disclosure.
- FIG. 3 is a flow chart of a data transmission method according to an embodiment of the disclosure.
- FIG. 1 is a functional block diagram of an electronic device according to an embodiment of the disclosure.
- An electronic device 1 receives a plurality of data to be transmitted and is electrically connected to a host device 2 .
- the electronic device 1 includes a clock detector 10 , a counter 12 , a multiplexer 14 , and a buffer 16 .
- the clock detector 10 is electrically connected to the counter 12
- the counter 12 is electrically connected to a control terminal of the multiplexer 14 and the buffer 16 .
- the electronic device 1 uses a serial general purpose input/output (SGPIO) interface to perform data transmission with the host device 2 .
- SGPIO serial general purpose input/output
- the host device 2 is considered as a SGPIO initiator while the electronic device 1 is considered as a SGPIO target.
- the host device 2 is, for example, a baseboard management controller (BMC) or a central processing unit (CPU), but the disclosure will have no limitation on this example.
- the electronic device 1 is embodied by a field programmable gate array (FPGA) or a complex programmable logic device (CPLD), but the disclosure will have no limitation on this example.
- the host device 2 allocates a fixed number of time slots to the electronic device 1 for the data transmission. The operation of each component of the electronic device 1 is described in detail below.
- the clock detector 10 receives a clock signal from the host device 2 and determines whether the host device 2 reads the electronic device 1 , according to the clock signal.
- the clock signal is a SClock signal based on the SGPIO structure.
- the clock detector 10 detects the variation of the clock signal, e.g. detecting the rising or falling edge of the signal, to determine whether the host device 2 is reading the electronic device 1 , but the disclosure will have no limitation on this example.
- the counter 12 receives a loading signal from the host device 2 and counts the number of read times that the host device 2 reads the electronic device 1 . According to the number of read times, the counter 12 produces a set of read time headers.
- the read time header is a string of binary digits that indicates how many times the host device 2 has read the electronic device 1 .
- the counter 12 when the number of read times indicates that the host device 2 reads the electronic device 1 for the first time, the counter 12 produces a read time header of “00” to indicate the number of read times; when the number of read times indicates that the host device 2 reads the electronic device 1 for the second time, the counter 12 produces a read time header of “01” to indicate the number of read times; and when the number of read times indicates that the host device 2 reads the electronic device 1 for the third time, the counter 12 produces a read time header of “10” to indicate the number of read times.
- the disclosure will not be limited by the above exemplary embodiment of producing a read time header based on the number of read times.
- the counter 12 Whenever the host device 2 reads the electronic device 1 once, the counter 12 will add 1 to the number of read times until the number of read times is equal to a default value. When the number of read times is equal to the default value, the counter 12 automatically resets the number of read times to zero, and then will recount the number of read times when the host device 2 reads the electronic device 1 next time. In other words, when the number of read times is equal to the default value, the number of read times will become zero and then is added up from zero. In practice, the counter 12 produces the read time header according to a loading signal outputted by the host device 2 . For instance, the loading signal is a SLoading signal based on the SGPIO structure.
- the multiplexer 14 has an input terminal to receive a plurality of data to be transmitted. Each of the plurality of data to be transmitted corresponds to a read time header related to the number of read times. The multiplexer 14 selects a piece of transmission data in the plurality of data to be transmitted according to the read time header. In an exemplary embodiment, when a control terminal of the multiplexer 14 receives a read time header of “00” indicating the host device 2 reads the electronic device 1 for the first time (i.e. the number of read times is 1), the multiplexer 14 selects the first data to be transmitted from the plurality of data to be transmitted according to the read time header of “00” and considers it as a piece of transmission data corresponding to the read time header of “00”.
- the multiplexer 14 selects the fourth data to be transmitted from the plurality of data to be transmitted according to the read time header of “11” and sets it as the transmission data corresponding to the read time header of “11”.
- the selection of the data to be transmitted corresponding to other read time headers can be deduced by analogy and will not described hereinafter.
- the disclosure has no limitation in the content of the data to be transmitted. For instance, when the counter 12 counts that the host device 2 reads the electronic device 1 for the first time, to produce a read time header of “00”, the multiplexer 14 selects the data indicating a power good state from the plurality of data to be transmitted according to the read time header of “00”. When the counter 12 counts that the host device 2 reads the electronic device 1 for the second time, to produce a read time header of “01”, the multiplexer 14 selects the data indicating an enable state from the plurality of data to be transmitted according to the read time header of “01”.
- the buffer 16 buffers the above read time header and after receiving the transmission data from the multiplexer 14 , outputs the read time header and the transmission data to the host device 2 . Therefore, the host device 2 can decode the read time header and the transmission data to obtain the selected data to be transmitted. For instance, the buffer 16 sends a frame including the read time header and the transmission data to the host device 2 .
- the frame constructs a SDataIn signal based on the SGPIO structure. Because the host device 2 allocates a fixed number of time slots to the electronic device 1 , the number of types of data that the electronic device 1 transmits to the host device 2 changes according to the number of time slots for the read time header.
- the allocation of time slots in the disclosure allows that the read time header functions as the header of data transmission (referred to as the header hereinafter), and the number of time slots for the header changes according to the number of read times added up by the counter 12 . Accordingly, the number of time slots for the header and the number of time slots for the transmission data will not limit the disclosure.
- FIG. 2 is a schematic diagram of the allocation of time slots according to an embodiment of the disclosure when the electronic device in FIG. 1 transmits data via a SGPIO interface.
- the allocation of time slots is based on an 8-bit SGPIO structure in FIG. 2 .
- the host device 2 allocates 8 time slots to the electronic device 1 .
- the header occupies one of the 8 time slots and the transmission data occupies seven of the 8 time slots.
- the counter 12 counts up to 4 and chronologically produces the headers of “00”, “01”, “10” and “11”, the header occupies two of the 8 time slots and the transmission data occupies six of the 8 time slots.
- the header occupies three of the 8 time slots and the transmission data occupies five of the 8 time slots.
- the header and the transmission data need M time slots in total as the header needs N time slots.
- M and N are positive integers, and the default value is 2N ⁇ 1 if M is greater than N.
- N is 1, 2 or 3.
- the header indicates 4 (i.e. 2 2 ) types of data.
- the header indicates 8 (i.e. 2 3 ) types of data.
- the values of M and N herein are the aforementioned maximum numbers of read times that counter 12 counts up to. Therefore, whenever the counter 12 counts up to 4 or 8, the counter 12 will reset the number of read times to zero and recount it. In this way, the electronic device 1 sequentially sends every type of data to the host device 2 .
- the rest of the time slots i.e. the (M ⁇ N) time slots
- the data to be transmitted corresponding to each of the headers. Therefore, a single type of data to be transmitted can be transmitted through the rest of the time slots in a single package.
- the host device 2 needs to read the electronic device 1 more times.
- the transmission of the data to be transmitted is usually carried out by a single package and the clock frequency of SGPIO structure nowadays is very high, the data transmission may not be delayed.
- the electronic device 1 Since the electronic device 1 counts the number of read times that the host device 2 reads the electronic device 1 , to automatically produce a header, the data transmission between the electronic device 1 and the host device 2 is performed without handshaking Furthermore, the host device 2 can directly decode the transmission data according to the header to obtain the selected data to be transmitted, so it is unnecessary to synchronize the electronic device 1 and the host device 2 .
- the speed that the host device 2 obtains the selected data to be transmitted is based on the frequency for the host device 2 to read the electronic device 1 .
- FIG. 3 is a flow chart of a data transmission method according to an embodiment of the disclosure.
- the data transmission method is applied to the data transmission between the electronic device 1 and the host device 2 , and the electronic device 1 receives a plurality of data to be transmitted and is electrically connected to the host device 2 .
- the data transmission method includes the following steps.
- step S 30 the electronic device 1 counts the number of read times that the host device 2 reads the electronic device 1 , to produce a header.
- step S 32 the electronic device 1 selects a piece of transmission data corresponding to the header from the plurality of data to be transmitted. Each of the plurality of data to be transmitted corresponds to a header related to the number of read times.
- step S 34 the electronic device 1 sequentially outputs the header and the transmission data to the host device 2 .
- step S 36 the host device 2 decodes the header and the transmission data to obtain the selected data to be transmitted.
- the electronic device 1 When the number of read times counts up to a default value, the electronic device 1 resets the number of read times to zero and recounts the number of read times that the host device 2 reads the electronic device 1 .
- the header and the transmission data need M time slots in total, the header needs N time slots, the default value is 2N ⁇ 1, M and N are positive integers, and M is greater than N.
- the data transmission method further includes determining whether the host device 2 reads the electronic device 1 , according to a clock signal provided by the host device 2 .
- the header is produced according to a loading signal provided by the host device 2 .
- the above electronic device uses the above data transmission method to appropriately allocate a number of time slots to the header according to the requirement of data transmission and the number of read times that the host device reads the electronic device. Therefore, the amount of types of data to be transmitted can increase or change, the host device can obtain more information through the same amount of time slots, and the data transmission between the electronic device and the host device progresses with headers but without handshaking.
Abstract
Description
- This non-provisional application claims priority under 35 U.S.C. §119(a) on Patent Application No(s). 201410692501.0 filed in China on Nov. 26, 2014, the entire contents of which are hereby incorporated by reference.
- 1. Technical Field of the Invention
- The disclosure relates to an electronic device and a data transmission method thereof, more particularly to an electronic device and a data transmission method thereof, which allows multiple-type data to be transmitted.
- 2. Description of the Related Art
- Conventional serial general purpose input output (SGPIO) structure has to allocate a fixed number of time slots to a complex programmable logic device (CPLD) before performing data transmission.
- After allocating the time slots, the SGPIO structure can not increase the number of types of data to be transmitted. The fixed number of time slots limits the types of data to be transmitted. For example, if a package can carry only 8 bits and the SGPIO structure transmits only 8 pieces of data, it may need more than one package to collect the entire data sometimes.
- In an embodiment, an electronic device is coupled with a host device, receives a plurality of data to be transmitted, and includes a counter, a multiplexer, and a buffer. The counter counts the number of read times that the host device reads the electronic device, and produces a read time header corresponding to the number of read times. The multiplexer is electrically connected to the counter and selects a piece of transmission data in the plurality of data to be transmitted according to the read time header. Each of the plurality of data to be transmitted corresponds to a different read time header related to the varied number of read times. The buffer is electrically connected to the counter and an output terminal of the multiplexer, buffers the read time header, and outputs the read time header and the transmission data to the host device after receiving the transmission data. The host device decodes the read time header and the transmission data to obtain the selected data to be transmitted.
- In another embodiment, the electronic device further includes a clock detector electrically connected to the counter. The clock detector determines whether the host device reads the electronic device, according to a clock signal provided by the host device.
- In another embodiment, the counter produces the read time header according to a loading signal outputted by the host device.
- In another embodiment, when the number of read times is equal to a default value, the counter resets the number of read times to zero and recounts the number of read times that the host device reads the electronic device.
- In another embodiment, the number of time slots for the read time header and the transmission data is M, the number of time slots for the read time header is N, the default value is 2N−1, M and N are positive integers, and M is greater than N.
- In an embodiment, a data transmission method is applied to the data transmission between an electronic device and a host device. The electronic device receives a plurality of data to be transmitted and is electrically connected to the host device. The data transmission method includes the following steps. The electronic device counts the number of read times that the host device reads the electronic device, and produces a read time header according to the number of read times. The electronic device selects a piece of transmission data from the plurality of data to be transmitted according to the read time header. Each of the plurality of data to be transmitted corresponds to a different read time header related to the varied number of read times. The electronic device outputs the read time header and the transmission data to the host device. The host device decodes the read time header and the transmission data to obtain the selected data to be transmitted.
- In another embodiment, before the electronic device counts the number of read times that the host device reads the electronic device, the data transmission method further includes determining whether the host device reads the electronic device, according to a clock signal outputted by the host device.
- In another embodiment, the electronic device produces the read time header according to a loading signal outputted by the host device.
- In another embodiment, when the number of read times is equal to a default value, reset the number of read times to zero and recount the number of read times that the host device reads the electronic device.
- In another embodiment, the number of time slots for the read time header and the transmission data is M, the number of time slots for the read time header is N, the default value is 2N−1, M and N are positive integers, and M is greater than N.
- The present invention will become more fully understood from the detailed description given hereinbelow and the accompanying drawings which are given by way of illustration only and thus are not limitative of the present invention and wherein:
-
FIG. 1 is a functional block diagram of an electronic device according to an embodiment of the disclosure; -
FIG. 2 is a schematic diagram of the allocation of time slots when the electronic device inFIG. 1 transmits data via a serial general purpose input/output interface according to an embodiment of the disclosure; and -
FIG. 3 is a flow chart of a data transmission method according to an embodiment of the disclosure. - In the following detailed description, for purposes of explanation, numerous specific details are set forth in order to provide a thorough understanding of the disclosed embodiments. It will be apparent, however, that one or more embodiments may be practiced without these specific details. In other instances, well-known structures and devices are schematically shown in order to simplify the drawings.
-
FIG. 1 is a functional block diagram of an electronic device according to an embodiment of the disclosure. Anelectronic device 1 receives a plurality of data to be transmitted and is electrically connected to ahost device 2. Theelectronic device 1 includes aclock detector 10, acounter 12, amultiplexer 14, and abuffer 16. Theclock detector 10 is electrically connected to thecounter 12, and thecounter 12 is electrically connected to a control terminal of themultiplexer 14 and thebuffer 16. In practice, theelectronic device 1 uses a serial general purpose input/output (SGPIO) interface to perform data transmission with thehost device 2. For example, thehost device 2 is considered as a SGPIO initiator while theelectronic device 1 is considered as a SGPIO target. - The
host device 2 is, for example, a baseboard management controller (BMC) or a central processing unit (CPU), but the disclosure will have no limitation on this example. For instance, theelectronic device 1 is embodied by a field programmable gate array (FPGA) or a complex programmable logic device (CPLD), but the disclosure will have no limitation on this example. Thehost device 2 allocates a fixed number of time slots to theelectronic device 1 for the data transmission. The operation of each component of theelectronic device 1 is described in detail below. - The
clock detector 10 receives a clock signal from thehost device 2 and determines whether thehost device 2 reads theelectronic device 1, according to the clock signal. For example, the clock signal is a SClock signal based on the SGPIO structure. In practice, theclock detector 10 detects the variation of the clock signal, e.g. detecting the rising or falling edge of the signal, to determine whether thehost device 2 is reading theelectronic device 1, but the disclosure will have no limitation on this example. - The
counter 12 receives a loading signal from thehost device 2 and counts the number of read times that thehost device 2 reads theelectronic device 1. According to the number of read times, thecounter 12 produces a set of read time headers. For example, the read time header is a string of binary digits that indicates how many times thehost device 2 has read theelectronic device 1. In an exemplary embodiment, when the number of read times indicates that thehost device 2 reads theelectronic device 1 for the first time, thecounter 12 produces a read time header of “00” to indicate the number of read times; when the number of read times indicates that thehost device 2 reads theelectronic device 1 for the second time, thecounter 12 produces a read time header of “01” to indicate the number of read times; and when the number of read times indicates that thehost device 2 reads theelectronic device 1 for the third time, thecounter 12 produces a read time header of “10” to indicate the number of read times. In this way, the following number of read times and related read time header can be deduced by analogy. The disclosure will not be limited by the above exemplary embodiment of producing a read time header based on the number of read times. - Whenever the
host device 2 reads theelectronic device 1 once, thecounter 12 will add 1 to the number of read times until the number of read times is equal to a default value. When the number of read times is equal to the default value, thecounter 12 automatically resets the number of read times to zero, and then will recount the number of read times when thehost device 2 reads theelectronic device 1 next time. In other words, when the number of read times is equal to the default value, the number of read times will become zero and then is added up from zero. In practice, thecounter 12 produces the read time header according to a loading signal outputted by thehost device 2. For instance, the loading signal is a SLoading signal based on the SGPIO structure. - The
multiplexer 14 has an input terminal to receive a plurality of data to be transmitted. Each of the plurality of data to be transmitted corresponds to a read time header related to the number of read times. Themultiplexer 14 selects a piece of transmission data in the plurality of data to be transmitted according to the read time header. In an exemplary embodiment, when a control terminal of themultiplexer 14 receives a read time header of “00” indicating thehost device 2 reads theelectronic device 1 for the first time (i.e. the number of read times is 1), themultiplexer 14 selects the first data to be transmitted from the plurality of data to be transmitted according to the read time header of “00” and considers it as a piece of transmission data corresponding to the read time header of “00”. When the control terminal of themultiplexer 14 receives a read time header of “11” indicating that thehost device 2 reads theelectronic device 1 for the fourth time (i.e. the number of read times is 4), themultiplexer 14 selects the fourth data to be transmitted from the plurality of data to be transmitted according to the read time header of “11” and sets it as the transmission data corresponding to the read time header of “11”. The selection of the data to be transmitted corresponding to other read time headers can be deduced by analogy and will not described hereinafter. - The disclosure has no limitation in the content of the data to be transmitted. For instance, when the counter 12 counts that the
host device 2 reads theelectronic device 1 for the first time, to produce a read time header of “00”, themultiplexer 14 selects the data indicating a power good state from the plurality of data to be transmitted according to the read time header of “00”. When the counter 12 counts that thehost device 2 reads theelectronic device 1 for the second time, to produce a read time header of “01”, themultiplexer 14 selects the data indicating an enable state from the plurality of data to be transmitted according to the read time header of “01”. - The
buffer 16 buffers the above read time header and after receiving the transmission data from themultiplexer 14, outputs the read time header and the transmission data to thehost device 2. Therefore, thehost device 2 can decode the read time header and the transmission data to obtain the selected data to be transmitted. For instance, thebuffer 16 sends a frame including the read time header and the transmission data to thehost device 2. The frame constructs a SDataIn signal based on the SGPIO structure. Because thehost device 2 allocates a fixed number of time slots to theelectronic device 1, the number of types of data that theelectronic device 1 transmits to thehost device 2 changes according to the number of time slots for the read time header. In other words, the allocation of time slots in the disclosure allows that the read time header functions as the header of data transmission (referred to as the header hereinafter), and the number of time slots for the header changes according to the number of read times added up by thecounter 12. Accordingly, the number of time slots for the header and the number of time slots for the transmission data will not limit the disclosure. -
FIG. 2 is a schematic diagram of the allocation of time slots according to an embodiment of the disclosure when the electronic device inFIG. 1 transmits data via a SGPIO interface. In this exemplary embodiment, the allocation of time slots is based on an 8-bit SGPIO structure inFIG. 2 . Thehost device 2 allocates 8 time slots to theelectronic device 1. When the counter 12 counts up to 2 and chronologically produces the headers of “00” and “1” , the header occupies one of the 8 time slots and the transmission data occupies seven of the 8 time slots. When the counter 12 counts up to 4 and chronologically produces the headers of “00”, “01”, “10” and “11”, the header occupies two of the 8 time slots and the transmission data occupies six of the 8 time slots. When the counter 12 counts up to 8 and chronologically produces the headers of “000”, “001”, “010”, “011”, “100”, “101”, “110” and “111”, the header occupies three of the 8 time slots and the transmission data occupies five of the 8 time slots. - Accordingly, the header and the transmission data need M time slots in total as the header needs N time slots. M and N are positive integers, and the default value is 2N−1 if M is greater than N. As shown in
FIG. 2 , when M is 8, N is 1, 2 or 3. If N is 2, the header indicates 4 (i.e. 22) types of data. If N is 3, the header indicates 8 (i.e. 23) types of data. The values of M and N herein are the aforementioned maximum numbers of read times that counter 12 counts up to. Therefore, whenever the counter 12 counts up to 4 or 8, thecounter 12 will reset the number of read times to zero and recount it. In this way, theelectronic device 1 sequentially sends every type of data to thehost device 2. - After the one or more time slots are assigned to the header, the rest of the time slots (i.e. the (M−N) time slots) are assigned to the data to be transmitted corresponding to each of the headers. Therefore, a single type of data to be transmitted can be transmitted through the rest of the time slots in a single package.
- Accordingly, whenever the number of time slots for the header increases by one, the
host device 2 needs to read theelectronic device 1 more times. However, since the transmission of the data to be transmitted is usually carried out by a single package and the clock frequency of SGPIO structure nowadays is very high, the data transmission may not be delayed. - Since the
electronic device 1 counts the number of read times that thehost device 2 reads theelectronic device 1, to automatically produce a header, the data transmission between theelectronic device 1 and thehost device 2 is performed without handshaking Furthermore, thehost device 2 can directly decode the transmission data according to the header to obtain the selected data to be transmitted, so it is unnecessary to synchronize theelectronic device 1 and thehost device 2. The speed that thehost device 2 obtains the selected data to be transmitted is based on the frequency for thehost device 2 to read theelectronic device 1. - Please refer to
FIG. 1 andFIG. 3 .FIG. 3 is a flow chart of a data transmission method according to an embodiment of the disclosure. The data transmission method is applied to the data transmission between theelectronic device 1 and thehost device 2, and theelectronic device 1 receives a plurality of data to be transmitted and is electrically connected to thehost device 2. The data transmission method includes the following steps. - In step S30, the
electronic device 1 counts the number of read times that thehost device 2 reads theelectronic device 1, to produce a header. In step S32, theelectronic device 1 selects a piece of transmission data corresponding to the header from the plurality of data to be transmitted. Each of the plurality of data to be transmitted corresponds to a header related to the number of read times. In step S34, theelectronic device 1 sequentially outputs the header and the transmission data to thehost device 2. In step S36, thehost device 2 decodes the header and the transmission data to obtain the selected data to be transmitted. - When the number of read times counts up to a default value, the
electronic device 1 resets the number of read times to zero and recounts the number of read times that thehost device 2 reads theelectronic device 1. The header and the transmission data need M time slots in total, the header needs N time slots, the default value is 2N−1, M and N are positive integers, and M is greater than N. - Moreover, before the
electronic device 1 counts the number of read times that thehost device 2 reads theelectronic device 1 in step S30, the data transmission method further includes determining whether thehost device 2 reads theelectronic device 1, according to a clock signal provided by thehost device 2. In step S30, the header is produced according to a loading signal provided by thehost device 2. - As set forth above, the above electronic device uses the above data transmission method to appropriately allocate a number of time slots to the header according to the requirement of data transmission and the number of read times that the host device reads the electronic device. Therefore, the amount of types of data to be transmitted can increase or change, the host device can obtain more information through the same amount of time slots, and the data transmission between the electronic device and the host device progresses with headers but without handshaking.
Claims (10)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201410692501 | 2014-11-26 | ||
CN201410692501.0A CN105701055B (en) | 2014-11-26 | 2014-11-26 | Electronic device and its data transmission method |
CN201410692501.0 | 2014-11-26 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20160148658A1 true US20160148658A1 (en) | 2016-05-26 |
US9443568B2 US9443568B2 (en) | 2016-09-13 |
Family
ID=56010860
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/677,599 Active US9443568B2 (en) | 2014-11-26 | 2015-04-02 | Electronic device and data transmission method thereof |
Country Status (2)
Country | Link |
---|---|
US (1) | US9443568B2 (en) |
CN (1) | CN105701055B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10700704B2 (en) * | 2018-11-16 | 2020-06-30 | Inventec (Pudong) Technology Corp. | Serial general purpose input/output system |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN112286853B (en) * | 2019-07-25 | 2022-09-20 | 广东高云半导体科技股份有限公司 | FPGA system supporting multiple protocols and data processing method |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3016415B2 (en) * | 1995-06-14 | 2000-03-06 | ブラザー工業株式会社 | Data transfer method and data transfer system |
CN1292568C (en) * | 2001-09-02 | 2006-12-27 | 中兴通讯股份有限公司 | Device and method for group continuous transfer of multi-team data |
US7539717B2 (en) * | 2005-09-09 | 2009-05-26 | Via Technologies, Inc. | Logarithm processing systems and methods |
CN101174390B (en) * | 2006-10-30 | 2010-12-08 | 瑞鼎科技股份有限公司 | Drift compensation signal generating devices and methods for peak clipper |
-
2014
- 2014-11-26 CN CN201410692501.0A patent/CN105701055B/en active Active
-
2015
- 2015-04-02 US US14/677,599 patent/US9443568B2/en active Active
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10700704B2 (en) * | 2018-11-16 | 2020-06-30 | Inventec (Pudong) Technology Corp. | Serial general purpose input/output system |
Also Published As
Publication number | Publication date |
---|---|
CN105701055B (en) | 2018-08-28 |
CN105701055A (en) | 2016-06-22 |
US9443568B2 (en) | 2016-09-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN109923494B (en) | Programmable clock monitor | |
US10193660B2 (en) | Header processing device, processor, and electronic device | |
CN109213703B (en) | Data detection method and data detection device | |
JP6507259B2 (en) | Method and apparatus for automatic skew correction | |
US9443568B2 (en) | Electronic device and data transmission method thereof | |
CN102916781A (en) | Calibration method and calibration device | |
US9673931B2 (en) | System and method of selective encoding for enhanced serializer/deserializer throughput | |
EP2942714A2 (en) | Monitoring method, monitoring apparatus, and electronic device | |
US9515663B2 (en) | Dynamic prescaling for performance counters | |
CN111143263B (en) | Signal delay calibration method and system and electronic equipment | |
TWI556579B (en) | Electronic device and data transmission method thereof | |
IL259732A (en) | Serial data multiplexing | |
CN110663207B (en) | Embedded cyclic redundancy check value | |
US10691249B2 (en) | Touch host controller | |
TWI637177B (en) | System and method for testing semiconductor elements | |
CN106033231B (en) | Information processing method, clock frequency division device and information processing system | |
CN104702364A (en) | Clock frequency adjustment method and clock frequency adjustment device | |
US10846085B2 (en) | Multi-lane data processing circuit and system | |
JP6167290B2 (en) | Transmission device, reception device, transmission apparatus, transmission method, and reception method | |
JP5364641B2 (en) | Information processing device | |
JP2009026051A (en) | System lsi | |
US20200295741A1 (en) | Digital noise filter | |
JP6366103B2 (en) | Semiconductor device and data output method | |
CN113568850A (en) | Data transmission method and device, electronic equipment and storage medium | |
US20130223493A1 (en) | Signal transition detection circuit and method of the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INVENTEC CORPORATION, TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LU, CHUN-CHIEH;REEL/FRAME:035324/0088 Effective date: 20150327 Owner name: INVENTEC (PUDONG) TECHNOLOGY CORPORATION, CHINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LU, CHUN-CHIEH;REEL/FRAME:035324/0088 Effective date: 20150327 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |