US20140299997A1 - Spacer process for on pitch contacts and related structures - Google Patents
Spacer process for on pitch contacts and related structures Download PDFInfo
- Publication number
- US20140299997A1 US20140299997A1 US14/311,696 US201414311696A US2014299997A1 US 20140299997 A1 US20140299997 A1 US 20140299997A1 US 201414311696 A US201414311696 A US 201414311696A US 2014299997 A1 US2014299997 A1 US 2014299997A1
- Authority
- US
- United States
- Prior art keywords
- integrated circuit
- pillars
- circuit structure
- layer
- mandrels
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76816—Aspects relating to the layout of the pattern or to the size of vias or trenches
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
- H01L21/0334—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
- H01L21/0337—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by the process involved to create the mask, e.g. lift-off masks, sidewalls, or to modify the mask, e.g. pre-treatment, post-treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
- H01L21/0334—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
- H01L21/0338—Process specially adapted to improve the resolution of the mask
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/528—Geometry or layout of the interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/942—Masking
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Inorganic Chemistry (AREA)
- Geometry (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Semiconductor Memories (AREA)
Abstract
Methods are disclosed, including for increasing the density of isolated features in an integrated circuit. Also disclosed are associated structures. In some embodiments, contacts are formed on pitch with other structures, such as conductive interconnects that may be formed by pitch multiplication. To form the contacts, in some embodiments, a pattern corresponding to some of the contacts is formed in a selectively definable material such as photoresist. Features in the selectively definable material are trimmed, and spacer material is blanket deposited over the features and the deposited material is then etched to leave spacers on sides of the features. The selectively definable material is removed, leaving a mask defined by the spacer material. The pattern defined by the spacer material may be transferred to a substrate, to form on pitch contacts. In some embodiments, the on pitch contacts may be used to electrically contact conductive interconnects in the substrate.
Description
- This application is a divisional of U.S. patent application Ser. No. 13/526,792, filed Jun. 19, 2012, which is a continuation of U.S. patent application Ser. No. 12/781,681, filed May 17, 2010 (now U.S. Pat. No. 8,211,803, issued Jul. 3, 2012), which is a divisional of U.S. patent application Ser. No. 11/933,664, filed Nov. 1, 2007 (now U.S. Pat. No. 7,737,039, issued Jun. 15, 2010), the entire disclosures of each of which are hereby incorporated herein by reference.
- 1. Field of the Invention
- Embodiments of the invention relate to semiconductor processing and, more particularly, to masking techniques.
- 2. Description of the Related Art
- There is a constant demand to decrease the sizes of integrated circuits. This decrease can be facilitated by reducing the sizes and separation distances between the individual elements or electronic devices forming the integrated circuits. This process of reducing the sizes of features and the separation distances between features can increase the density of circuit elements across a substrate and is typically referred to as “scaling.” As a result of the continuing demand for smaller integrated circuits, there is a constant need for methods and structures for scaling.
- The appended drawings are schematic, not necessarily drawn to scale, and are meant to illustrate and not to limit embodiments of the invention.
-
FIG. 1 is a flow chart illustrating a process in accordance with embodiments of the invention. -
FIG. 2 illustrates a cross-sectional side view of a partially formed integrated circuit having a stack of masking layers overlying a substrate in accordance with embodiments of the invention. -
FIG. 3A illustrates a top view of a partially formed integrated circuit, having a pattern of mandrels in accordance with embodiments of the invention. -
FIG. 3B illustrates a cross-sectional side view of the partially formed integrated circuit ofFIG. 3A along thesectional line 3B shown inFIG. 3A in accordance with embodiments of the invention. -
FIG. 4A illustrates a top view of the partially formed integrated circuit ofFIG. 3A after the pattern of mandrels has been trimmed in accordance with embodiments of the invention. -
FIG. 4B illustrates a cross-sectional side view of the partially formed integrated circuit ofFIG. 4A along thesectional line 4B shown inFIG. 4A in accordance with embodiments of the invention. -
FIG. 5A illustrates a top view of the partially formed integrated circuit ofFIG. 4A during deposition of a spacer material on pillars in accordance with embodiments of the invention. -
FIG. 5B illustrates a cross-sectional side view of the partially formed integrated circuit ofFIG. 5A along thesectional line 5B shown inFIG. 5A in accordance with embodiments of the invention. -
FIG. 6A illustrates a top view of the partially formed integrated circuit ofFIG. 5A after etching the spacer material in accordance with embodiments of the invention. -
FIG. 6B illustrates a cross-sectional side view of the partially formed integrated circuit ofFIG. 6A along thesectional line 6B shown inFIG. 6A in accordance with embodiments of the invention. -
FIG. 7A illustrates a top view of the partially formed integrated circuit ofFIG. 6A after etching mandrels in accordance with embodiments of the invention. -
FIG. 7B illustrates a cross-sectional side view of the partially formed integrated circuit ofFIG. 7A along thesectional line 7B shown inFIG. 7A in accordance with embodiments of the invention. -
FIG. 8A illustrates a top view of the partially formed integrated circuit ofFIG. 8A after forming a secondary mask in accordance with embodiments of the invention. -
FIG. 8B illustrates a cross-sectional side view of the partially formed integrated circuit ofFIG. 8A along thesectional line 8B shown inFIG. 8A in accordance with embodiments of the invention. -
FIG. 9 illustrates a cross-sectional side view of the partially formed integrated circuit ofFIG. 8A after a pattern transfer to an underlying layer in accordance with embodiments of the invention. -
FIG. 10 illustrates a cross-sectional side view of the partially formed integrated circuit ofFIG. 9 after another pattern transfer to a primary masking layer in accordance with embodiments of the invention. -
FIG. 11 illustrates a cross-sectional side view of the partially formed integrated circuit ofFIG. 10 after a pattern transfer to the substrate in accordance with embodiments of the invention. -
FIG. 12 illustrates a cross-sectional side view of the partially formed integrated circuit ofFIG. 11 after removing masking layers overlying the substrate in accordance with embodiments of the invention. -
FIG. 13 is a flow chart illustrating processes in accordance with other embodiments of the invention. -
FIG. 14A illustrates a top view of a partially formed integrated circuit after forming a pattern of mandrels in accordance with embodiments of the invention. -
FIG. 14B illustrates a cross-sectional side view of the partially formed integrated circuit ofFIG. 14A along thesectional line 14B shown inFIG. 14A in accordance with embodiments of the invention. -
FIG. 15A illustrates a top view of the partially formed integrated circuit ofFIG. 15A after the pattern of mandrels has been trimmed in accordance with embodiments of the invention. -
FIG. 15B illustrates a cross-sectional side view of the partially formed integrated circuit ofFIG. 15A along thesectional line 15B shown inFIG. 15A in accordance with embodiments of the invention. -
FIG. 16A illustrates a top view of the partially formed integrated circuit ofFIG. 15A after deposition of a spacer material on pillars in accordance with embodiments of the invention. -
FIG. 16B illustrates a cross-sectional side view of the partially formed integrated circuit ofFIG. 16A along thesectional line 16B shown inFIG. 16A in accordance with embodiments of the invention. -
FIG. 17A illustrates a top view of the partially formed integrated circuit ofFIG. 16A after etching the spacer material in accordance with embodiments of the invention. -
FIG. 17B illustrates a cross-sectional side view of the partially formed integrated circuit ofFIG. 17A along thesectional line 17B shown inFIG. 17A in accordance with embodiments of the invention. -
FIG. 18A illustrates a top view of the partially formed integrated circuit ofFIG. 17A after etching the pillars to leave a pattern defined by the spacer material in accordance with embodiments of the invention. -
FIG. 18B illustrates a cross-sectional side view of the partially formed integrated circuit ofFIG. 18A along thesectional line 18B shown inFIG. 18A in accordance with embodiments of the invention. -
FIG. 19 illustrates a cross-sectional side view of the partially formed integrated circuit ofFIG. 18A after transferring the pattern defined by the spacer material to the substrate in accordance with embodiments of the invention. - Embodiments of the invention provide methods of forming patterns of isolated features, such as holes or isolated pillars, having a high density. Advantageously, the holes or isolated pillars can be used to form conductive contacts to various features in integrated circuits. For example, contacts can be made to conductive interconnects having a close spacing, or small pitch, e.g., a pitch of about 60 nm or less, or about 30 nm or less. It will be appreciated that pitch is defined as the distance between an identical point in two neighboring interconnects, which are typically spaced apart by a material, such as an insulator. As a result, pitch may be viewed as the sum of the width of a feature and of the width of the space on one side of the feature separating that feature from a neighboring feature.
- It will also be appreciated that interconnects with a small pitch present difficulties for forming contacts. Interconnects with small pitches can be formed by pitch multiplication, such as described in U.S. Pat. No. 7,253,118, issued Aug. 7, 2007, entitled PITCH REDUCED PATTERNS RELATIVE TO PHOTOLITHOGRAPHY FEATURES, the entire disclosure of which is incorporated by reference herein. Because of the close spacing between interconnects with small pitches, relatively large contacts can cause shorts between neighboring interconnects. Moreover, the relatively large cross-sectional areas of some contacts make difficult the formation of “on pitch” contacts, that is, contacts with the same pitch as the interconnects. Instead, contacts are typically formed staggered, with odd numbered contacts forming one row and even numbered contacts forming another row of contacts. These staggered contacts use space inefficiently due to their staggered nature and, as a result, present an obstacle to further integrated circuit miniaturization and scaling.
- Advantageously, one or more embodiments of the invention allow the formation of contacts that are on pitch. The on pitch contacts advantageously are aligned in a row, allowing for a more efficient use of space. Moreover, the advantageously small sizes of the contacts decrease the occurrence of electrical shorts between neighboring interconnects and neighboring contacts.
- The contacts can be patterned using a mask defined or derived from spacers. In some embodiments of the invention, a method is provided for increasing the density of patterned features by a multiple of about 1.5 or more. A row of sacrificial mandrels is formed having a linear density Z. The mandrels can be, e.g., free-standing spacers formed in, e.g., a photoresist layer. Additional mask features are defined between the mandrels by forming spacers at sides of the mandrels. The spacers can be formed by blanket depositing spacer material over the mandrels and then etching the spacer material, thereby forming the spacers at the sides of the mandrels. The mandrels are removed, thereby forming a mask pattern using the spacers, the mask pattern having a density of holes of about 1.5Z or more. The contacts are advantageously transferred to a substrate, to, e.g., define conductive contacts to electrical features such as interconnects. It will be appreciated that the substrate can form various electronic devices, including integrated circuits such as memory devices, including nonvolatile memory such as flash memory.
- Reference will now be made to the Figures, in which like numerals refer to like parts throughout.
-
FIG. 1 illustrates a general sequence of process steps according to some embodiments of the invention. In step 1 ofFIG. 1 , a substrate is provided. The substrate can comprise a plurality of different materials, including insulating, semiconducting and conducting materials, which can be etched through an overlying mask. A masking stack comprising a first selectively definable layer is provided overlying the substrate. - With continued reference to
FIG. 1 , instep 3, a pattern is formed in the first selectively definable layer. In some embodiments, a plurality of mandrels, such as pillars, are in a row in the first selectively definable layer. The mandrels can be formed by photolithography, by selectively exposing photoresist to light and then developing the photoresist to leave a pattern of pillars composed of the photoresist. As used herein, “forming” a structure includes performing steps to make the structure or providing the structure already premade. Instep 5, the features defining the pattern in the first selectively definable layer are optionally trimmed to a desired size. Instep 7, spacer material is formed on and around the mandrels while leaving a pattern of openings between the mandrels. Instep 9, the spacer material is etched to form a pattern of holes completely open to an underlying material. Instep 11, the mandrels and, optionally, the entirety of the first selectively definable layer, are removed to form further holes, thus providing a pattern of holes with a density greater than the mandrels originally formed in the first selectively definable layer. - In
step 13, a second selectively definable layer is provided. The second selectively definable layer can be formed over the spacers and then patterned. It will be appreciated that forming contacts typically entails forming a row of contact features. As a result, in some embodiments, only a row of holes formed by the spacers is transferred to an underlying substrate. The second selectively definable layer is used to block pattern transfer of particular parts of the spacer pattern. For example, the second selectively definable layer can be patterned such that only a single row of holes defined be spacers is exposed for pattern transfer to underlying materials. - With continued reference to
FIG. 1 , instep 15, the pattern formed by the combination of the spacer material and the second selectively definable layer is transferred to an underlying material. It will be appreciated that the underlying material may be the substrate, or, in some embodiments, may be additional masking layers. If additional masking layers are present, the pattern may be transferred to the underlying substrate after transfer to the additional masking layers. - The sequence of
FIG. 1 will now be described in greater detail with reference to cross-sectional and top plan views, in accordance with some embodiments of the invention. With reference toFIGS. 1 and 2 , in step 1, asubstrate 100 is provided and a masking stack, including layers 120-130 is provided thereover. Thesubstrate 100 and the masking stack form a partially formedintegrated circuit 200. Thesubstrate 100 may include one or more of a variety of suitable workpieces for semiconductor processing. For example, thesubstrate 100 can include a silicon wafer. As illustrated, thesubstrate 100 can include various layers of materials, including thelayers layer 100 b can include a single material, or can include various other materials and features, such as pitch-multiplied interconnects, to which contacts in thelayer 100 a can electrically contact. - In one or more embodiments, the first
hard mask layer 120, also referred to as the primary mask layer, is formed of amorphous carbon, e.g., transparent carbon, which has been found to have excellent etch selectivity with other materials of the illustrated imaging or masking stack. Methods for forming amorphous carbon are disclosed in A. Helmbold, D. Meissner, Thin Solid Films, 283 (1996) 196-203, the entire disclosures of which are hereby incorporated herein by reference. In the illustrated embodiment, a secondhard mask layer 122 is also formed over the firsthard mask layer 120 to protect the firsthard mask layer 120 during etching in later steps and/or to enhance the accuracy of forming patterns by photolithography. In one or more embodiments, the secondhard mask layer 122 includes an anti-reflective coating (ARC), such as DARC or BARC/DARC, which can aid photolithography by preventing undesired light reflections. - With continued reference to
FIG. 2 , a selectivelydefinable layer 130 is formed on the secondhard mask layer 122. The selectivelydefinable layer 130 can be formed using a photoresist in accordance with well-known processes for providing masks in semiconductor fabrication. For example, the photoresist can be any photoresist compatible with 157 nm, 193 nm, 248 nm or 365 nm wavelength systems, 193 nm wavelength immersion systems, extreme ultraviolet systems (including 13.7 nm wavelength systems) or electron beam lithographic systems. In addition, maskless lithography, or maskless photolithography, can be used to define the selectivelydefinable layer 120. Examples of preferred photoresist materials include argon fluoride (ArF) sensitive photoresist, i.e., photoresist suitable for use with an ArF light source, and krypton fluoride (KrF) sensitive photoresist, i.e., photoresist suitable for use with a KrF light source. ArF photoresists are preferably used with photolithography systems utilizing relatively short wavelength light, e.g., 193 nm. KrF photoresists are preferably used with longer wavelength photolithography systems, such as 248 nm systems. In other embodiments, the selectivelydefinable layer 130 and any subsequent resist layers can be formed of a resist that can be patterned by nano-imprint lithography, e.g., by using a mold or mechanical force to pattern the resist. - With reference to
FIGS. 3A and 3B , a partially formedintegrated circuit 200 is illustrated after step 3 (FIG. 1 ) has been carried out. As shown inFIGS. 3A and 3B , the selectivelydefinable layer 130 is patterned to expose parts of the secondhard mask layer 122. The pattern in the selectivelydefinable layer 130 includes a plurality ofmandrels 131, first andsecond blocks mandrels 131, andsacrificial features 134 in contact with and extending from the first andsecond blocks mandrels 131. Thus, as illustrated, themandrels 131 and features 134 are aligned in rows and form a checkerboard pattern between the first andsecond blocks features 134 in contact with thefirst block 132 may be considered to form a first row of the checkerboard pattern, thefeatures 134 in contact with thesecond block 133 may be considered to form a second row, and themandrels 131 may be considered to form a third row of the checkerboard pattern. - The selectively
definable layer 130 can be patterned using photolithography. Due to limitations of typical optical systems, it will be appreciated that conventional photolithographic methods can have difficulties forming free-standingmandrels 131 in isolation. Advantageously, in some embodiments, the first andsecond blocks features 134 can be used to facilitate formation of themandrels 131. - In some embodiments, the sizes of the
mandrels 131 are substantially equal to the minimum feature size formable using the lithographic technique used to pattern thelayer 130. In some other embodiments, themandrels 131 can be formed larger than the minimum feature size formed by photolithography, in order to enhance the accuracy of the patterns formed by photolithography. It will be appreciated that photolithographic techniques typically can more easily and accurately form features having sizes above the size limit of the technique. - Where the sizes and/or shapes of the
mandrels 131 are larger or different from that desired, themandrels 131 are optionally trimmed. The trim reduces the sizes of the mandrels, in addition to rounding the corners of the mandrels.FIGS. 4A and 4B illustrate the partially formedintegrated circuit 200 afterstep 5 ofFIG. 1 has been carried out. Instep 5, the selectivelydefinable layer 130 is trimmed, such as by subjecting the selectivelydefinable layer 130 to O2/Cl2 or O2/HBr plasma, to form trimmedmandrels 131 a. It will be appreciated that the trim also trims thefeatures 134 to form trimmedfeatures 134 a and also trims theblocks blocks step 5 can advantageously provide a feature size that is less than the minimum feature size formable using the lithographic technique used to pattern the selectivelydefinable layer 130. In some embodiments, themandrels 131 are trimmed to a size substantially equal to the size of the holes 150 (FIGS. 6A and 6B ) that will later be formed. In the illustrated embodiments, the trim leaves themandrels 131 a with a circular cross-sectional shape, as seen from the top down view inFIG. 4A . Advantageously, in some embodiments, themandrels 131 a have a width of about 60 nm or less, or about 30 nm or less, and are spaced by about 60 nm or less, or about 30 nm or less. - With reference to
FIGS. 5A and 5B , instep 7 ofFIG. 1 , alayer 140 of spacer material is blanket deposited on themandrels 131 a,sacrificial features 134 a, and first andsecond blocks mandrels 131 a and other exposed surfaces. In some embodiments, the spacer material is an oxide such as silicon oxide. Examples of other spacer materials include silicon nitride, Al2O3, TiN, etc. In one or more embodiments, deposition of the spacer material is accomplished by chemical vapor deposition. In other embodiments, particularly where selectivelydefinable layer 130 is formed of photoresist or other material sensitive to high temperature, thespacer material layer 140 is deposited by atomic layer deposition, which can be performed at relatively low temperatures. It will be appreciated that photoresist can be damaged or deformed by exposure to high temperatures and atomic layer deposition can be performed at temperatures compatible with photoresist. - In some embodiments, the pattern in the selectively
definable layer 130 can be transferred to one or more underlying layers before depositing thelayer 140 of spacer material. For example, in embodiments where exposure and resistance to high temperatures is desired (e.g., where the material for thelayer 140 requires a high temperature deposition), the pattern in the selectivelydefinable layer 130 can be transferred to a more high temperature resistant material before deposition of thelayer 140. For example, the pattern can be transferred to an additional underlying layer of sufficiently temperature resistant material. - With continued reference to
FIGS. 5A and 5B , it will be appreciated that thelayer 140 is preferably conformal and assumes the general contours of the underlying topology. Thus,indentations 147 are formed betweenmandrels 131 a. - In
step 9 ofFIG. 1 , thelayer 140 of spacer material is etched, preferably anisotropically etched, to expose the upper surfaces of themandrels 131 a and the secondhard mask layer 122, as shown inFIGS. 6A and 6B . Thus,spacers 145 are formed at the sides ofmandrels 131 a. Thespacers 145 defineholes 150, which expose the secondhard mask layer 122. - In
step 11 ofFIG. 1 , themandrels 131 a are removed by selectively etching the selectively definable layer 130 (FIGS. 6A and 6B ) relative to thespacers 145 as shown inFIGS. 7A and 7B . Thus, holes 152 are formed at the locations formerly occupied by themandrels 131 a. At this stage, a pattern ofholes mandrels 131 a, formed in a row, had a linear density of Z. Thespacers 145 defineholes 150 between themselves. Thus, for every twomandrels 131 a, ahole 150 is formed. As a result, the linear density of the holes is preferably at least 1.5Z. It will be appreciated that the multiplier 1.5 increases as the number ofmandrels 131 a increase. For example, sixmandrels 131 a will result in at least fiveholes 150, such that the multiplier approaches or is about two as the Z increases. - In
step 13 ofFIG. 1 , a second selectivelydefinable layer 160 is formed over and around thespacers 145. The second selectivelydefinable layer 160 is then patterned, as shown inFIGS. 8A and 8B . In some embodiments, the second selectivelydefinable layer 160 is formed of photoresist. The second selectively definable layer can be formed of the same types of materials as the first selectivelydefinable layer 130, including the same photoresist. In other embodiments, a material different from that of thelayer 130 may be used. - In some embodiments, only a single row of
holes definable layer 160 is patterned to allow transfer of only the row ofholes layer 160 leaves the row ofholes - In
step 15, the pattern defined by thespacers 145 and the second selectivelydefinable layer 160 is transferred to underlying materials, e.g., using anisotropic etches selective for the material forming an underling layer relative to other exposed materials. With reference toFIG. 9 , the pattern is transferred to the secondhard mask layer 122. - With reference to
FIG. 10 , the pattern is then transferred to the first, or primary,hard mask layer 120. As noted above, the primaryhard mask layer 120 is preferably formed of amorphous carbon, which has particular advantages in offering high etch selectivity relative to various silicon-containing materials, such as those of the partially formedintegrated circuit 200. Theprimary masking layer 120 provides a robust mask for etching theunderlying substrate 100. - With reference to
FIG. 11 , the pattern originally defined by thespacers 145 and the second selectivelydefinable layer 160 is transferred to layer 100 a in thesubstrate 100. Depending upon the etch used and the identity of materials, the anisotropic etch used in some embodiments of the pattern transfer may remove some of the overlying materials, such as thespacers 145 and/or the secondhard mask layer 122. In some embodiments, thelayer 100 a is formed of a dielectric, e.g., silicon oxide and transferring theholes layer 100 a forms contacts vias. Theholes holes - Optionally, before the pattern transfer to the
layer 100 a, the mask formed by the primaryhard mask layer 120 is cleaned. It will be appreciated that the etch used to transfer the pattern ofholes hard mask layer 120 can cause undesired residue or polymerization. A wet organic strip etch can be used to clean the mask formed by thelayer 120 by removing the residue or polymerization product before the pattern transfer to theunderlying layer 100 a. - It will be appreciated that wet organic strip etches may advantageously be applied to remove various exposed materials, such as carbon-based materials. As discussed herein, these organic strip etches include solvent based chemistries. In other embodiments, the strip etches or cleaning steps may include acidic or basic chemistries, as appropriate for the particular materials present and desired for removal, as known in the art.
- With reference to
FIG. 12 , the overlying masking stack is removed. For example, in embodiments where theprimary masking layer 120 is formed of amorphous carbon, the amorphous carbon can be stripped using a wet organic strip etch. Thus, a pattern ofopenings 110 are formed in the layer 110 a. In some embodiments, material is subsequently deposited into theopenings 110 to form, e.g., conductive contacts. -
FIG. 13 and the ensuing figures illustrate another sequence of process steps according to some other embodiments of the invention. It will be appreciated that the materials, etches and other details of the steps discussed above have application to this sequence. - In
step 21 ofFIG. 13 , a substrate with an overlying masking stack is provided. The substrate is similar to that described above with reference toFIG. 2 . In the illustrated embodiment, thesubstrate 100 includes a plurality oflayers dielectric layer 100 a. The overlying masking stack includes a plurality of layers to facilitate spacer formation and pattern transfer to thesubstrate 100. As illustrated, the masking stack includes a first, or primary,hard mask layer 120, a secondhard mask layer 122 and a selectivelydefinable layer 130. - In step 23 (
FIG. 13 ), a pattern is formed in the first selectively definable layer, as illustrated inFIGS. 14A and 14B . A plurality ofmandrels 131 b is formed in a row in the first selectivelydefinable layer 130 to expose parts of the secondhard mask layer 122. In some embodiments, themandrels 131 b are formed by photolithography. Themandrels 131 b can include endsections 131 c, which are in contact with the first andsecond blocks mandrels 131 b are wider than theend sections 131 c, to facilitate photolithographic patterning ofmandrels 131 b which allow the formation of rounded mask holes 200 (FIG. 17A ). Advantageously, formation of only a single row offeatures 131 b allows formation of a row of on pitch contacts without use of a second selectively definable layer, such as the layer 160 (FIG. 8A ), to block the transfer of neighboring mask features to underlying materials. - In step 25 (
FIG. 13 ), the pattern formed in the first selectively definable layer is optionally trimmed, as illustrated inFIGS. 15A and 15B . As noted above, the trim is advantageously applied where the sizes and/or shapes of themandrels 131 b are larger or different from that desired, since the trim reduces the sizes of themandrels 131 b, in addition to rounding the corners of the mandrels. The trim removes theend sections 131 c, leaving trimmedmandrels 131 d and trimmed first andsecond blocks mandrels 131 d with an oval cross-sectional shape, as seen from the top down view inFIG. 15A . - With reference to
FIGS. 16A and 16B , instep 27 ofFIG. 13 ,spacer material layer 140 is blanket deposited on themandrels 131 d and on the first andsecond blocks definable layer 130 can be transferred to one or more underlying layers before depositing thelayer 140 of spacer material. - In the illustrated embodiment, with continued reference to
FIGS. 16A and 16B , thelayer 140 is conformal and assumes the general contours of the underlying topology, thereby formingindentations 201 betweenmandrels 131 a. - In
step 29 ofFIG. 13 , thelayer 140 of spacer material is etched, preferably anisotropically etched. The upper surfaces of themandrels 131 d and the secondhard mask layer 122 are exposed, as shown inFIGS. 17A and 17B .Spacers 146 are formed at the sides ofmandrels 131 d. Thespacers 146 defineholes 202. - In
step 31 ofFIG. 13 , themandrels 131 d are removed by a selective etch. With reference toFIGS. 18A and 18B , the selective etch preferentially removes the selectively definable layer 130 (FIG. 17A and 17B ) relative to thespacers 146. As a result, holes 204 are formed at the locations formerly occupied by themandrels 131 d. It will be appreciated that, taking the linear density of themandrels 131 d as Z, the linear density of the holes is at least 1.5Z. - In
step 33 ofFIG. 13 , the pattern defined by thespacers 146 is transferred to underlying materials. With reference toFIG. 18B , the pattern is transferred successively to underlying secondhard mask layer 122, primaryhard mask layer 120 anddielectric layer 100 a. The transfer can be accomplished as described above with respect to step 15 ofFIG. 1 . In some embodiments, a wet organic strip etch may be used to clean the mask before transfer to thesubstrate 100, as discussed herein. - With reference to
FIG. 19 , the overlying masking stack is removed. Where theprimary masking layer 120 is formed of amorphous carbon, the amorphous carbon can be stripped using, e.g., a wet organic strip etch. Thus, a pattern ofopenings 112 are formed in the layer 110 a. In some embodiments, theopenings 112 are contact vias, which may be filled to form conductive contacts to underlying electrical features. - Thus, it will be appreciated that, in accordance with the embodiments described above, a method for semiconductor processing is provided. The method comprises providing a row of laterally separated mandrels formed of a mandrel material. The row extends along a first axis. First and second laterally spaced blocks of mandrel material are provided on a same plane as the mandrels. The first and second blocks extend a length of the row, and the mandrels are disposed between the first and second blocks. A layer of spacer material is blanket deposited over the mandrels. The layer of spacer material is anisotropically etched to form spacers on sides of the mandrels. The mandrels are selectively removed relative to the spacer material and the remaining spacer material forms a mask pattern. The mask pattern to the substrate to fauns a row of contact vias in the substrate.
- In other embodiments, a method for integrated circuit fabrication is provided. The method comprises providing a row of pillars on a level above a substrate. The pillars have a linear density Z. The row of pillars is replaced with a mask having a row of holes. The mask and holes are disposed on the same level as the pillars. The holes have a width of about 60 nm or less. At least some of the holes are disposed at a location formerly occupied by a pillar. The holes having a linear density at least about 1.5 times Z.
- In other embodiments, a partially fabricated integrated circuit is provided. The partially fabricated integrated circuit comprises a plurality of pillars extending on a first axis. First and second laterally spaced blocks formed of the same material as the pillars are provided extending at least between a first and a last of the pillars on the first axis. The pillars are disposed between the first and second blocks. Spacers are disposed on sides of the pillars and on sides of the first and the second blocks.
- It will be appreciated by those skilled in the art that various omissions, additions, and modifications may be made to the methods and structures described above without departing from the scope of the invention. All such changes are intended to fall within the scope of the invention, as defined by the appended claims.
Claims (20)
1. An integrated circuit structure, comprising:
a plurality of pillars extending on a first axis over a substrate;
first and second laterally spaced blocks formed of the same material as the pillars, the first and second blocks extending at least between a first and a last of the pillars on the first axis, wherein the pillars are disposed between and on the same level as the first and second blocks; and
spacers disposed on sides of the pillars and on sides of the first and the second blocks.
2. The integrated circuit structure of claim 1 , wherein the pillars comprise photoresist.
3. The integrated circuit structure of claim 2 , wherein the first and second blocks comprise photoresist.
4. The integrated circuit structure of claim 1 , wherein the spacers comprise silicon oxide.
5. The integrated circuit structure of claim 1 , further comprising at least one hard mask between the substrate and the pillars, the first block, and the second blocks.
6. The integrated circuit structure of claim 5 , wherein the at least one hard mask comprises:
a first hard mask over the substrate; and
a second hard mask over the first hard mask layer.
7. The integrated circuit structure of claim 6 , wherein the first hard mask comprises amorphous carbon.
8. The integrated circuit structure of claim 7 , wherein the second hard mask comprises an anti-reflective coating.
9. The integrated circuit structure of claim 1 , wherein the first and second blocks comprise laterally extending fingers extending towards the pillars.
10. The integrated circuit structure of claim 9 , wherein the fingers are disposed between pairs of the pillars.
11. The integrated circuit structure of claim 1 , wherein the pillars form a row of pillars, wherein only one row of pillars is disposed between the first and the second blocks.
12. The integrated circuit structure of claim 11 , wherein a width of each of the pillars is about 60 nm or less.
13. The integrated circuit structure of claim 12 , wherein the width of each of the pillars is about 30 nm or less.
14. The integrated circuit structure of claim 12 , wherein spacers between pairs of neighboring pillars define an opening between each pair of neighboring pillars.
15. The integrated circuit structure of claim 14 , wherein a width of the opening is about 60 nm or less.
16. The integrated circuit structure of claim 15 , wherein the width of the opening is about 30 nm or less.
17. The integrated circuit structure of claim 1 , wherein a distance between the spacers at the sides of the pillars is about 50 nm or less.
18. The integrated circuit structure of claim 1 , further comprising a plurality of conductive interconnects below the spacers and the pillars, the pillars vertically aligned with at least some of the conductive interconnects.
19. The integrated circuit structure of claim 1 , wherein the integrated circuit structure is a memory device structure.
20. The integrated circuit structure of claim 19 , wherein the memory device structure is a flash memory structure.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/311,696 US20140299997A1 (en) | 2007-11-01 | 2014-06-23 | Spacer process for on pitch contacts and related structures |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/933,664 US7737039B2 (en) | 2007-11-01 | 2007-11-01 | Spacer process for on pitch contacts and related structures |
US12/781,681 US8211803B2 (en) | 2007-11-01 | 2010-05-17 | Spacer process for on pitch contacts and related structures |
US13/526,792 US8772166B2 (en) | 2007-11-01 | 2012-06-19 | Spacer process for on pitch contacts and related structures |
US14/311,696 US20140299997A1 (en) | 2007-11-01 | 2014-06-23 | Spacer process for on pitch contacts and related structures |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/526,792 Division US8772166B2 (en) | 2007-11-01 | 2012-06-19 | Spacer process for on pitch contacts and related structures |
Publications (1)
Publication Number | Publication Date |
---|---|
US20140299997A1 true US20140299997A1 (en) | 2014-10-09 |
Family
ID=40587286
Family Applications (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/933,664 Active 2028-07-07 US7737039B2 (en) | 2007-11-01 | 2007-11-01 | Spacer process for on pitch contacts and related structures |
US12/781,681 Active US8211803B2 (en) | 2007-11-01 | 2010-05-17 | Spacer process for on pitch contacts and related structures |
US13/526,792 Active US8772166B2 (en) | 2007-11-01 | 2012-06-19 | Spacer process for on pitch contacts and related structures |
US14/311,696 Abandoned US20140299997A1 (en) | 2007-11-01 | 2014-06-23 | Spacer process for on pitch contacts and related structures |
Family Applications Before (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/933,664 Active 2028-07-07 US7737039B2 (en) | 2007-11-01 | 2007-11-01 | Spacer process for on pitch contacts and related structures |
US12/781,681 Active US8211803B2 (en) | 2007-11-01 | 2010-05-17 | Spacer process for on pitch contacts and related structures |
US13/526,792 Active US8772166B2 (en) | 2007-11-01 | 2012-06-19 | Spacer process for on pitch contacts and related structures |
Country Status (5)
Country | Link |
---|---|
US (4) | US7737039B2 (en) |
EP (1) | EP2206142B1 (en) |
KR (1) | KR101368527B1 (en) |
TW (1) | TWI456692B (en) |
WO (1) | WO2009058744A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11127830B2 (en) | 2019-01-17 | 2021-09-21 | Micron Technology, Inc. | Apparatus with multidielectric spacers on conductive regions of stack structures, and related methods |
Families Citing this family (316)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2005094231A2 (en) * | 2004-03-19 | 2005-10-13 | The Regents Of The University Of California | Methods for fabrication of positional and compositionally controlled nanostructures on substrate |
US7923373B2 (en) | 2007-06-04 | 2011-04-12 | Micron Technology, Inc. | Pitch multiplication using self-assembling materials |
US7737039B2 (en) * | 2007-11-01 | 2010-06-15 | Micron Technology, Inc. | Spacer process for on pitch contacts and related structures |
US7659208B2 (en) | 2007-12-06 | 2010-02-09 | Micron Technology, Inc | Method for forming high density patterns |
US7790531B2 (en) | 2007-12-18 | 2010-09-07 | Micron Technology, Inc. | Methods for isolating portions of a loop of pitch-multiplied material and related structures |
US8030218B2 (en) | 2008-03-21 | 2011-10-04 | Micron Technology, Inc. | Method for selectively modifying spacing between pitch multiplied structures |
US8076208B2 (en) | 2008-07-03 | 2011-12-13 | Micron Technology, Inc. | Method for forming transistor with high breakdown voltage using pitch multiplication technique |
JP4756063B2 (en) * | 2008-08-15 | 2011-08-24 | 株式会社東芝 | Manufacturing method of semiconductor device |
US10378106B2 (en) | 2008-11-14 | 2019-08-13 | Asm Ip Holding B.V. | Method of forming insulation film by modified PEALD |
US8492282B2 (en) | 2008-11-24 | 2013-07-23 | Micron Technology, Inc. | Methods of forming a masking pattern for integrated circuits |
US9394608B2 (en) | 2009-04-06 | 2016-07-19 | Asm America, Inc. | Semiconductor processing reactor and components thereof |
US8802201B2 (en) | 2009-08-14 | 2014-08-12 | Asm America, Inc. | Systems and methods for thin-film deposition of metal oxides using excited nitrogen-oxygen species |
US8048755B2 (en) | 2010-02-08 | 2011-11-01 | Micron Technology, Inc. | Resistive memory and methods of processing resistive memory |
US8252691B2 (en) * | 2010-04-14 | 2012-08-28 | Asm Genitech Korea Ltd. | Method of forming semiconductor patterns |
US8216939B2 (en) | 2010-08-20 | 2012-07-10 | Micron Technology, Inc. | Methods of forming openings |
US9312155B2 (en) | 2011-06-06 | 2016-04-12 | Asm Japan K.K. | High-throughput semiconductor-processing apparatus equipped with multiple dual-chamber modules |
US10854498B2 (en) | 2011-07-15 | 2020-12-01 | Asm Ip Holding B.V. | Wafer-supporting device and method for producing same |
US20130023129A1 (en) | 2011-07-20 | 2013-01-24 | Asm America, Inc. | Pressure transmitter for a semiconductor processing environment |
KR20130046664A (en) * | 2011-10-28 | 2013-05-08 | 삼성전자주식회사 | Methods of forming a pattern and methods of manufacturing a semiconductor device using the same |
US9017481B1 (en) | 2011-10-28 | 2015-04-28 | Asm America, Inc. | Process feed management for semiconductor substrate processing |
KR101871748B1 (en) | 2011-12-06 | 2018-06-28 | 삼성전자주식회사 | Method for forming pattern of semiconductor device |
US8551690B2 (en) | 2012-01-20 | 2013-10-08 | Micron Technology, Inc. | Methods of forming patterns |
JP5738786B2 (en) | 2012-02-22 | 2015-06-24 | 株式会社東芝 | Semiconductor device and manufacturing method of semiconductor device |
KR101883327B1 (en) | 2012-03-28 | 2018-07-30 | 삼성전자주식회사 | Method for forming fine patterns of semiconductor device |
US8637406B1 (en) * | 2012-07-19 | 2014-01-28 | International Business Machines Corporation | Image transfer process employing a hard mask layer |
US9269747B2 (en) | 2012-08-23 | 2016-02-23 | Micron Technology, Inc. | Self-aligned interconnection for integrated circuits |
KR102015568B1 (en) | 2012-08-27 | 2019-08-28 | 삼성전자주식회사 | A method for forming a semiconductor memory device |
US9659799B2 (en) | 2012-08-28 | 2017-05-23 | Asm Ip Holding B.V. | Systems and methods for dynamic semiconductor process scheduling |
US8647981B1 (en) * | 2012-08-31 | 2014-02-11 | Micron Technology, Inc. | Methods of forming patterns, and methods of forming integrated circuitry |
US9111857B2 (en) | 2012-09-21 | 2015-08-18 | Micron Technology, Inc. | Method, system and device for recessed contact in memory array |
US10714315B2 (en) | 2012-10-12 | 2020-07-14 | Asm Ip Holdings B.V. | Semiconductor reaction chamber showerhead |
US9048292B2 (en) | 2012-10-25 | 2015-06-02 | Micron Technology, Inc. | Patterning methods and methods of forming electrically conductive lines |
FR2998417A1 (en) * | 2012-11-16 | 2014-05-23 | St Microelectronics Rousset | METHOD FOR PRODUCING AN INTEGRATED CIRCUIT POINT ELEMENT, AND CORRESPONDING INTEGRATED CIRCUIT |
US8889559B2 (en) | 2012-12-12 | 2014-11-18 | Micron Technology, Inc. | Methods of forming a pattern on a substrate |
US8999852B2 (en) | 2012-12-12 | 2015-04-07 | Micron Technology, Inc. | Substrate mask patterns, methods of forming a structure on a substrate, methods of forming a square lattice pattern from an oblique lattice pattern, and methods of forming a pattern on a substrate |
US8889558B2 (en) | 2012-12-12 | 2014-11-18 | Micron Technology, Inc. | Methods of forming a pattern on a substrate |
US20160376700A1 (en) | 2013-02-01 | 2016-12-29 | Asm Ip Holding B.V. | System for treatment of deposition reactor |
KR102037874B1 (en) | 2013-02-07 | 2019-10-29 | 삼성전자주식회사 | Method of Forming Hole patterns of Semiconductor Devices |
US8623770B1 (en) | 2013-02-21 | 2014-01-07 | HGST Netherlands B.V. | Method for sidewall spacer line doubling using atomic layer deposition of a titanium oxide |
US8802551B1 (en) | 2013-02-21 | 2014-08-12 | Samsung Electronics Co., Ltd. | Methods of fabricating a semiconductor device using voids in a sacrificial layer |
US8937018B2 (en) | 2013-03-06 | 2015-01-20 | Micron Technology, Inc. | Methods of forming a pattern on a substrate |
US9275873B2 (en) | 2013-09-26 | 2016-03-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Masking process and structures formed thereby |
US9177797B2 (en) * | 2013-12-04 | 2015-11-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Lithography using high selectivity spacers for pitch reduction |
US9029263B1 (en) * | 2013-12-12 | 2015-05-12 | Texas Instruments Incorporated | Method of printing multiple structure widths using spacer double patterning |
US10683571B2 (en) | 2014-02-25 | 2020-06-16 | Asm Ip Holding B.V. | Gas supply manifold and method of supplying gases to chamber using same |
US10167557B2 (en) | 2014-03-18 | 2019-01-01 | Asm Ip Holding B.V. | Gas distribution system, reactor including the system, and methods of using the same |
US11015245B2 (en) | 2014-03-19 | 2021-05-25 | Asm Ip Holding B.V. | Gas-phase reactor and system having exhaust plenum and components thereof |
US9184059B2 (en) * | 2014-03-21 | 2015-11-10 | Inotera Memories, Inc. | Method for increasing pattern density |
US10858737B2 (en) | 2014-07-28 | 2020-12-08 | Asm Ip Holding B.V. | Showerhead assembly and components thereof |
KR102192350B1 (en) * | 2014-08-05 | 2020-12-18 | 삼성전자주식회사 | Method for forming fine patterns of semiconductor devices and method for forming semiconductor devices using the same |
US9890456B2 (en) | 2014-08-21 | 2018-02-13 | Asm Ip Holding B.V. | Method and system for in situ formation of gas-phase compounds |
US10941490B2 (en) | 2014-10-07 | 2021-03-09 | Asm Ip Holding B.V. | Multiple temperature range susceptor, assembly, reactor and system including the susceptor, and methods of using the same |
US9657845B2 (en) | 2014-10-07 | 2017-05-23 | Asm Ip Holding B.V. | Variable conductance gas distribution apparatus and method |
US9613850B2 (en) * | 2014-12-19 | 2017-04-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Lithographic technique for feature cut by line-end shrink |
KR102263121B1 (en) | 2014-12-22 | 2021-06-09 | 에이에스엠 아이피 홀딩 비.브이. | Semiconductor device and manufacuring method thereof |
US9543165B2 (en) * | 2015-02-13 | 2017-01-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of fabricating semiconductor device |
US10529542B2 (en) | 2015-03-11 | 2020-01-07 | Asm Ip Holdings B.V. | Cross-flow reactor and method |
US10276355B2 (en) | 2015-03-12 | 2019-04-30 | Asm Ip Holding B.V. | Multi-zone reactor, system including the reactor, and method of using the same |
US10458018B2 (en) | 2015-06-26 | 2019-10-29 | Asm Ip Holding B.V. | Structures including metal carbide material, devices including the structures, and methods of forming same |
US10600673B2 (en) | 2015-07-07 | 2020-03-24 | Asm Ip Holding B.V. | Magnetic susceptor to baseplate seal |
US9960072B2 (en) | 2015-09-29 | 2018-05-01 | Asm Ip Holding B.V. | Variable adjustment for precise matching of multiple chamber cavity housings |
US10211308B2 (en) | 2015-10-21 | 2019-02-19 | Asm Ip Holding B.V. | NbMC layers |
US11139308B2 (en) | 2015-12-29 | 2021-10-05 | Asm Ip Holding B.V. | Atomic layer deposition of III-V compounds to form V-NAND devices |
US10468251B2 (en) | 2016-02-19 | 2019-11-05 | Asm Ip Holding B.V. | Method for forming spacers using silicon nitride film for spacer-defined multiple patterning |
US10529554B2 (en) | 2016-02-19 | 2020-01-07 | Asm Ip Holding B.V. | Method for forming silicon nitride film selectively on sidewalls or flat surfaces of trenches |
US10190213B2 (en) | 2016-04-21 | 2019-01-29 | Asm Ip Holding B.V. | Deposition of metal borides |
US10865475B2 (en) | 2016-04-21 | 2020-12-15 | Asm Ip Holding B.V. | Deposition of metal borides and silicides |
US10367080B2 (en) | 2016-05-02 | 2019-07-30 | Asm Ip Holding B.V. | Method of forming a germanium oxynitride film |
US10032628B2 (en) | 2016-05-02 | 2018-07-24 | Asm Ip Holding B.V. | Source/drain performance through conformal solid state doping |
CN107424930B (en) * | 2016-05-23 | 2021-11-02 | 联华电子股份有限公司 | Method for manufacturing semiconductor structure |
US11453943B2 (en) | 2016-05-25 | 2022-09-27 | Asm Ip Holding B.V. | Method for forming carbon-containing silicon/metal oxide or nitride film by ALD using silicon precursor and hydrocarbon precursor |
US10388509B2 (en) | 2016-06-28 | 2019-08-20 | Asm Ip Holding B.V. | Formation of epitaxial layers via dislocation filtering |
US9859151B1 (en) | 2016-07-08 | 2018-01-02 | Asm Ip Holding B.V. | Selective film deposition method to form air gaps |
US10612137B2 (en) | 2016-07-08 | 2020-04-07 | Asm Ip Holdings B.V. | Organic reactants for atomic layer deposition |
US10714385B2 (en) | 2016-07-19 | 2020-07-14 | Asm Ip Holding B.V. | Selective deposition of tungsten |
KR102532607B1 (en) | 2016-07-28 | 2023-05-15 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus and method of operating the same |
US9812320B1 (en) | 2016-07-28 | 2017-11-07 | Asm Ip Holding B.V. | Method and apparatus for filling a gap |
US9887082B1 (en) | 2016-07-28 | 2018-02-06 | Asm Ip Holding B.V. | Method and apparatus for filling a gap |
US10395919B2 (en) | 2016-07-28 | 2019-08-27 | Asm Ip Holding B.V. | Method and apparatus for filling a gap |
US9741615B1 (en) * | 2016-08-22 | 2017-08-22 | Globalfoundries Inc. | Contacts for a fin-type field-effect transistor |
US10410943B2 (en) | 2016-10-13 | 2019-09-10 | Asm Ip Holding B.V. | Method for passivating a surface of a semiconductor and related systems |
US10643826B2 (en) | 2016-10-26 | 2020-05-05 | Asm Ip Holdings B.V. | Methods for thermally calibrating reaction chambers |
US11532757B2 (en) | 2016-10-27 | 2022-12-20 | Asm Ip Holding B.V. | Deposition of charge trapping layers |
US10229833B2 (en) | 2016-11-01 | 2019-03-12 | Asm Ip Holding B.V. | Methods for forming a transition metal nitride film on a substrate by atomic layer deposition and related semiconductor device structures |
US10435790B2 (en) | 2016-11-01 | 2019-10-08 | Asm Ip Holding B.V. | Method of subatmospheric plasma-enhanced ALD using capacitively coupled electrodes with narrow gap |
US10714350B2 (en) | 2016-11-01 | 2020-07-14 | ASM IP Holdings, B.V. | Methods for forming a transition metal niobium nitride film on a substrate by atomic layer deposition and related semiconductor device structures |
US10134757B2 (en) | 2016-11-07 | 2018-11-20 | Asm Ip Holding B.V. | Method of processing a substrate and a device manufactured by using the method |
KR102546317B1 (en) | 2016-11-15 | 2023-06-21 | 에이에스엠 아이피 홀딩 비.브이. | Gas supply unit and substrate processing apparatus including the same |
US10340135B2 (en) | 2016-11-28 | 2019-07-02 | Asm Ip Holding B.V. | Method of topologically restricted plasma-enhanced cyclic deposition of silicon or metal nitride |
KR20180068582A (en) | 2016-12-14 | 2018-06-22 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus |
US11581186B2 (en) | 2016-12-15 | 2023-02-14 | Asm Ip Holding B.V. | Sequential infiltration synthesis apparatus |
US11447861B2 (en) | 2016-12-15 | 2022-09-20 | Asm Ip Holding B.V. | Sequential infiltration synthesis apparatus and a method of forming a patterned structure |
KR20180070971A (en) | 2016-12-19 | 2018-06-27 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus |
US10269558B2 (en) | 2016-12-22 | 2019-04-23 | Asm Ip Holding B.V. | Method of forming a structure on a substrate |
US10867788B2 (en) | 2016-12-28 | 2020-12-15 | Asm Ip Holding B.V. | Method of forming a structure on a substrate |
US11390950B2 (en) | 2017-01-10 | 2022-07-19 | Asm Ip Holding B.V. | Reactor system and method to reduce residue buildup during a film deposition process |
US10655221B2 (en) | 2017-02-09 | 2020-05-19 | Asm Ip Holding B.V. | Method for depositing oxide film by thermal ALD and PEALD |
US10468261B2 (en) | 2017-02-15 | 2019-11-05 | Asm Ip Holding B.V. | Methods for forming a metallic film on a substrate by cyclical deposition and related semiconductor device structures |
US10529563B2 (en) | 2017-03-29 | 2020-01-07 | Asm Ip Holdings B.V. | Method for forming doped metal oxide films on a substrate by cyclical deposition and related semiconductor device structures |
KR102457289B1 (en) | 2017-04-25 | 2022-10-21 | 에이에스엠 아이피 홀딩 비.브이. | Method for depositing a thin film and manufacturing a semiconductor device |
US10770286B2 (en) | 2017-05-08 | 2020-09-08 | Asm Ip Holdings B.V. | Methods for selectively forming a silicon nitride film on a substrate and related semiconductor device structures |
US10892156B2 (en) | 2017-05-08 | 2021-01-12 | Asm Ip Holding B.V. | Methods for forming a silicon nitride film on a substrate and related semiconductor device structures |
US10446393B2 (en) | 2017-05-08 | 2019-10-15 | Asm Ip Holding B.V. | Methods for forming silicon-containing epitaxial layers and related semiconductor device structures |
US10504742B2 (en) | 2017-05-31 | 2019-12-10 | Asm Ip Holding B.V. | Method of atomic layer etching using hydrogen plasma |
US10886123B2 (en) | 2017-06-02 | 2021-01-05 | Asm Ip Holding B.V. | Methods for forming low temperature semiconductor layers and related semiconductor device structures |
US11306395B2 (en) | 2017-06-28 | 2022-04-19 | Asm Ip Holding B.V. | Methods for depositing a transition metal nitride film on a substrate by atomic layer deposition and related deposition apparatus |
US10685834B2 (en) | 2017-07-05 | 2020-06-16 | Asm Ip Holdings B.V. | Methods for forming a silicon germanium tin layer and related semiconductor device structures |
KR20190009245A (en) | 2017-07-18 | 2019-01-28 | 에이에스엠 아이피 홀딩 비.브이. | Methods for forming a semiconductor device structure and related semiconductor device structures |
US11374112B2 (en) | 2017-07-19 | 2022-06-28 | Asm Ip Holding B.V. | Method for depositing a group IV semiconductor and related semiconductor device structures |
US11018002B2 (en) | 2017-07-19 | 2021-05-25 | Asm Ip Holding B.V. | Method for selectively depositing a Group IV semiconductor and related semiconductor device structures |
US10541333B2 (en) | 2017-07-19 | 2020-01-21 | Asm Ip Holding B.V. | Method for depositing a group IV semiconductor and related semiconductor device structures |
US10605530B2 (en) | 2017-07-26 | 2020-03-31 | Asm Ip Holding B.V. | Assembly of a liner and a flange for a vertical furnace as well as the liner and the vertical furnace |
US10590535B2 (en) | 2017-07-26 | 2020-03-17 | Asm Ip Holdings B.V. | Chemical treatment, deposition and/or infiltration apparatus and method for using the same |
US10770336B2 (en) | 2017-08-08 | 2020-09-08 | Asm Ip Holding B.V. | Substrate lift mechanism and reactor including same |
US10692741B2 (en) | 2017-08-08 | 2020-06-23 | Asm Ip Holdings B.V. | Radiation shield |
US11139191B2 (en) | 2017-08-09 | 2021-10-05 | Asm Ip Holding B.V. | Storage apparatus for storing cassettes for substrates and processing apparatus equipped therewith |
US10249524B2 (en) | 2017-08-09 | 2019-04-02 | Asm Ip Holding B.V. | Cassette holder assembly for a substrate cassette and holding member for use in such assembly |
US11769682B2 (en) | 2017-08-09 | 2023-09-26 | Asm Ip Holding B.V. | Storage apparatus for storing cassettes for substrates and processing apparatus equipped therewith |
USD900036S1 (en) | 2017-08-24 | 2020-10-27 | Asm Ip Holding B.V. | Heater electrical connector and adapter |
US11830730B2 (en) | 2017-08-29 | 2023-11-28 | Asm Ip Holding B.V. | Layer forming method and apparatus |
US11295980B2 (en) | 2017-08-30 | 2022-04-05 | Asm Ip Holding B.V. | Methods for depositing a molybdenum metal film over a dielectric surface of a substrate by a cyclical deposition process and related semiconductor device structures |
US11056344B2 (en) | 2017-08-30 | 2021-07-06 | Asm Ip Holding B.V. | Layer forming method |
KR102491945B1 (en) | 2017-08-30 | 2023-01-26 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus |
DE102017128070B4 (en) | 2017-08-31 | 2023-08-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Etching to reduce web irregularities |
US10475700B2 (en) * | 2017-08-31 | 2019-11-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Etching to reduce line wiggling |
US10607895B2 (en) | 2017-09-18 | 2020-03-31 | Asm Ip Holdings B.V. | Method for forming a semiconductor device structure comprising a gate fill metal |
KR102630301B1 (en) | 2017-09-21 | 2024-01-29 | 에이에스엠 아이피 홀딩 비.브이. | Method of sequential infiltration synthesis treatment of infiltrateable material and structures and devices formed using same |
US10844484B2 (en) | 2017-09-22 | 2020-11-24 | Asm Ip Holding B.V. | Apparatus for dispensing a vapor phase reactant to a reaction chamber and related methods |
US10658205B2 (en) | 2017-09-28 | 2020-05-19 | Asm Ip Holdings B.V. | Chemical dispensing apparatus and methods for dispensing a chemical to a reaction chamber |
US10403504B2 (en) | 2017-10-05 | 2019-09-03 | Asm Ip Holding B.V. | Method for selectively depositing a metallic film on a substrate |
US10319588B2 (en) | 2017-10-10 | 2019-06-11 | Asm Ip Holding B.V. | Method for depositing a metal chalcogenide on a substrate by cyclical deposition |
US10923344B2 (en) | 2017-10-30 | 2021-02-16 | Asm Ip Holding B.V. | Methods for forming a semiconductor structure and related semiconductor structures |
KR102443047B1 (en) | 2017-11-16 | 2022-09-14 | 에이에스엠 아이피 홀딩 비.브이. | Method of processing a substrate and a device manufactured by the same |
US10910262B2 (en) | 2017-11-16 | 2021-02-02 | Asm Ip Holding B.V. | Method of selectively depositing a capping layer structure on a semiconductor device structure |
US11022879B2 (en) | 2017-11-24 | 2021-06-01 | Asm Ip Holding B.V. | Method of forming an enhanced unexposed photoresist layer |
WO2019103610A1 (en) | 2017-11-27 | 2019-05-31 | Asm Ip Holding B.V. | Apparatus including a clean mini environment |
CN111316417B (en) | 2017-11-27 | 2023-12-22 | 阿斯莫Ip控股公司 | Storage device for storing wafer cassettes for use with batch ovens |
US10872771B2 (en) | 2018-01-16 | 2020-12-22 | Asm Ip Holding B. V. | Method for depositing a material film on a substrate within a reaction chamber by a cyclical deposition process and related device structures |
TW202325889A (en) | 2018-01-19 | 2023-07-01 | 荷蘭商Asm 智慧財產控股公司 | Deposition method |
WO2019142055A2 (en) | 2018-01-19 | 2019-07-25 | Asm Ip Holding B.V. | Method for depositing a gap-fill layer by plasma-assisted deposition |
USD903477S1 (en) | 2018-01-24 | 2020-12-01 | Asm Ip Holdings B.V. | Metal clamp |
US11018047B2 (en) | 2018-01-25 | 2021-05-25 | Asm Ip Holding B.V. | Hybrid lift pin |
US10535516B2 (en) | 2018-02-01 | 2020-01-14 | Asm Ip Holdings B.V. | Method for depositing a semiconductor structure on a surface of a substrate and related semiconductor structures |
USD880437S1 (en) | 2018-02-01 | 2020-04-07 | Asm Ip Holding B.V. | Gas supply plate for semiconductor manufacturing apparatus |
US11081345B2 (en) | 2018-02-06 | 2021-08-03 | Asm Ip Holding B.V. | Method of post-deposition treatment for silicon oxide film |
US10896820B2 (en) | 2018-02-14 | 2021-01-19 | Asm Ip Holding B.V. | Method for depositing a ruthenium-containing film on a substrate by a cyclical deposition process |
EP3737779A1 (en) | 2018-02-14 | 2020-11-18 | ASM IP Holding B.V. | A method for depositing a ruthenium-containing film on a substrate by a cyclical deposition process |
US10731249B2 (en) | 2018-02-15 | 2020-08-04 | Asm Ip Holding B.V. | Method of forming a transition metal containing film on a substrate by a cyclical deposition process, a method for supplying a transition metal halide compound to a reaction chamber, and related vapor deposition apparatus |
US10658181B2 (en) | 2018-02-20 | 2020-05-19 | Asm Ip Holding B.V. | Method of spacer-defined direct patterning in semiconductor fabrication |
KR102636427B1 (en) | 2018-02-20 | 2024-02-13 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing method and apparatus |
US10975470B2 (en) | 2018-02-23 | 2021-04-13 | Asm Ip Holding B.V. | Apparatus for detecting or monitoring for a chemical precursor in a high temperature environment |
US11473195B2 (en) | 2018-03-01 | 2022-10-18 | Asm Ip Holding B.V. | Semiconductor processing apparatus and a method for processing a substrate |
US11629406B2 (en) | 2018-03-09 | 2023-04-18 | Asm Ip Holding B.V. | Semiconductor processing apparatus comprising one or more pyrometers for measuring a temperature of a substrate during transfer of the substrate |
US11114283B2 (en) | 2018-03-16 | 2021-09-07 | Asm Ip Holding B.V. | Reactor, system including the reactor, and methods of manufacturing and using same |
KR102646467B1 (en) | 2018-03-27 | 2024-03-11 | 에이에스엠 아이피 홀딩 비.브이. | Method of forming an electrode on a substrate and a semiconductor device structure including an electrode |
US11088002B2 (en) | 2018-03-29 | 2021-08-10 | Asm Ip Holding B.V. | Substrate rack and a substrate processing system and method |
US10510536B2 (en) | 2018-03-29 | 2019-12-17 | Asm Ip Holding B.V. | Method of depositing a co-doped polysilicon film on a surface of a substrate within a reaction chamber |
US11230766B2 (en) | 2018-03-29 | 2022-01-25 | Asm Ip Holding B.V. | Substrate processing apparatus and method |
KR102501472B1 (en) | 2018-03-30 | 2023-02-20 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing method |
TWI811348B (en) | 2018-05-08 | 2023-08-11 | 荷蘭商Asm 智慧財產控股公司 | Methods for depositing an oxide film on a substrate by a cyclical deposition process and related device structures |
TW202349473A (en) | 2018-05-11 | 2023-12-16 | 荷蘭商Asm Ip私人控股有限公司 | Methods for forming a doped metal carbide film on a substrate and related semiconductor device structures |
KR102596988B1 (en) | 2018-05-28 | 2023-10-31 | 에이에스엠 아이피 홀딩 비.브이. | Method of processing a substrate and a device manufactured by the same |
US11718913B2 (en) | 2018-06-04 | 2023-08-08 | Asm Ip Holding B.V. | Gas distribution system and reactor system including same |
US11270899B2 (en) | 2018-06-04 | 2022-03-08 | Asm Ip Holding B.V. | Wafer handling chamber with moisture reduction |
US11286562B2 (en) | 2018-06-08 | 2022-03-29 | Asm Ip Holding B.V. | Gas-phase chemical reactor and method of using same |
US10797133B2 (en) | 2018-06-21 | 2020-10-06 | Asm Ip Holding B.V. | Method for depositing a phosphorus doped silicon arsenide film and related semiconductor device structures |
KR102568797B1 (en) | 2018-06-21 | 2023-08-21 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing system |
JP2021529254A (en) | 2018-06-27 | 2021-10-28 | エーエスエム・アイピー・ホールディング・ベー・フェー | Periodic deposition methods for forming metal-containing materials and films and structures containing metal-containing materials |
US11499222B2 (en) | 2018-06-27 | 2022-11-15 | Asm Ip Holding B.V. | Cyclic deposition methods for forming metal-containing material and films and structures including the metal-containing material |
KR20200002519A (en) | 2018-06-29 | 2020-01-08 | 에이에스엠 아이피 홀딩 비.브이. | Method for depositing a thin film and manufacturing a semiconductor device |
US10612136B2 (en) | 2018-06-29 | 2020-04-07 | ASM IP Holding, B.V. | Temperature-controlled flange and reactor system including same |
US10388513B1 (en) | 2018-07-03 | 2019-08-20 | Asm Ip Holding B.V. | Method for depositing silicon-free carbon-containing film as gap-fill layer by pulse plasma-assisted deposition |
US10755922B2 (en) | 2018-07-03 | 2020-08-25 | Asm Ip Holding B.V. | Method for depositing silicon-free carbon-containing film as gap-fill layer by pulse plasma-assisted deposition |
US10767789B2 (en) | 2018-07-16 | 2020-09-08 | Asm Ip Holding B.V. | Diaphragm valves, valve components, and methods for forming valve components |
US10483099B1 (en) | 2018-07-26 | 2019-11-19 | Asm Ip Holding B.V. | Method for forming thermally stable organosilicon polymer film |
US11053591B2 (en) | 2018-08-06 | 2021-07-06 | Asm Ip Holding B.V. | Multi-port gas injection system and reactor system including same |
US10883175B2 (en) | 2018-08-09 | 2021-01-05 | Asm Ip Holding B.V. | Vertical furnace for processing substrates and a liner for use therein |
US10829852B2 (en) | 2018-08-16 | 2020-11-10 | Asm Ip Holding B.V. | Gas distribution device for a wafer processing apparatus |
US11430674B2 (en) | 2018-08-22 | 2022-08-30 | Asm Ip Holding B.V. | Sensor array, apparatus for dispensing a vapor phase reactant to a reaction chamber and related methods |
US11024523B2 (en) | 2018-09-11 | 2021-06-01 | Asm Ip Holding B.V. | Substrate processing apparatus and method |
KR20200030162A (en) | 2018-09-11 | 2020-03-20 | 에이에스엠 아이피 홀딩 비.브이. | Method for deposition of a thin film |
US11049751B2 (en) | 2018-09-14 | 2021-06-29 | Asm Ip Holding B.V. | Cassette supply system to store and handle cassettes and processing apparatus equipped therewith |
CN110970344A (en) | 2018-10-01 | 2020-04-07 | Asm Ip控股有限公司 | Substrate holding apparatus, system including the same, and method of using the same |
US11232963B2 (en) | 2018-10-03 | 2022-01-25 | Asm Ip Holding B.V. | Substrate processing apparatus and method |
KR102592699B1 (en) | 2018-10-08 | 2023-10-23 | 에이에스엠 아이피 홀딩 비.브이. | Substrate support unit and apparatuses for depositing thin film and processing the substrate including the same |
US10847365B2 (en) | 2018-10-11 | 2020-11-24 | Asm Ip Holding B.V. | Method of forming conformal silicon carbide film by cyclic CVD |
US10811256B2 (en) | 2018-10-16 | 2020-10-20 | Asm Ip Holding B.V. | Method for etching a carbon-containing feature |
KR102605121B1 (en) | 2018-10-19 | 2023-11-23 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus and substrate processing method |
KR102546322B1 (en) | 2018-10-19 | 2023-06-21 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus and substrate processing method |
USD948463S1 (en) | 2018-10-24 | 2022-04-12 | Asm Ip Holding B.V. | Susceptor for semiconductor substrate supporting apparatus |
US10381219B1 (en) | 2018-10-25 | 2019-08-13 | Asm Ip Holding B.V. | Methods for forming a silicon nitride film |
US11087997B2 (en) | 2018-10-31 | 2021-08-10 | Asm Ip Holding B.V. | Substrate processing apparatus for processing substrates |
KR20200051105A (en) | 2018-11-02 | 2020-05-13 | 에이에스엠 아이피 홀딩 비.브이. | Substrate support unit and substrate processing apparatus including the same |
US11572620B2 (en) | 2018-11-06 | 2023-02-07 | Asm Ip Holding B.V. | Methods for selectively depositing an amorphous silicon film on a substrate |
US11031242B2 (en) | 2018-11-07 | 2021-06-08 | Asm Ip Holding B.V. | Methods for depositing a boron doped silicon germanium film |
US10847366B2 (en) | 2018-11-16 | 2020-11-24 | Asm Ip Holding B.V. | Methods for depositing a transition metal chalcogenide film on a substrate by a cyclical deposition process |
US10818758B2 (en) | 2018-11-16 | 2020-10-27 | Asm Ip Holding B.V. | Methods for forming a metal silicate film on a substrate in a reaction chamber and related semiconductor device structures |
US10559458B1 (en) | 2018-11-26 | 2020-02-11 | Asm Ip Holding B.V. | Method of forming oxynitride film |
US11217444B2 (en) | 2018-11-30 | 2022-01-04 | Asm Ip Holding B.V. | Method for forming an ultraviolet radiation responsive metal oxide-containing film |
US20200176255A1 (en) * | 2018-12-03 | 2020-06-04 | Micron Technology, Inc. | Methods of forming sublithographic features of a semiconductor device |
KR102636428B1 (en) | 2018-12-04 | 2024-02-13 | 에이에스엠 아이피 홀딩 비.브이. | A method for cleaning a substrate processing apparatus |
US11158513B2 (en) | 2018-12-13 | 2021-10-26 | Asm Ip Holding B.V. | Methods for forming a rhenium-containing film on a substrate by a cyclical deposition process and related semiconductor device structures |
JP2020096183A (en) | 2018-12-14 | 2020-06-18 | エーエスエム・アイピー・ホールディング・ベー・フェー | Method of forming device structure using selective deposition of gallium nitride, and system for the same |
TWI819180B (en) | 2019-01-17 | 2023-10-21 | 荷蘭商Asm 智慧財產控股公司 | Methods of forming a transition metal containing film on a substrate by a cyclical deposition process |
KR20200091543A (en) | 2019-01-22 | 2020-07-31 | 에이에스엠 아이피 홀딩 비.브이. | Semiconductor processing device |
CN111524788B (en) | 2019-02-01 | 2023-11-24 | Asm Ip私人控股有限公司 | Method for topologically selective film formation of silicon oxide |
US11482533B2 (en) | 2019-02-20 | 2022-10-25 | Asm Ip Holding B.V. | Apparatus and methods for plug fill deposition in 3-D NAND applications |
TW202104632A (en) | 2019-02-20 | 2021-02-01 | 荷蘭商Asm Ip私人控股有限公司 | Cyclical deposition method and apparatus for filling a recess formed within a substrate surface |
JP2020136678A (en) | 2019-02-20 | 2020-08-31 | エーエスエム・アイピー・ホールディング・ベー・フェー | Method for filing concave part formed inside front surface of base material, and device |
KR102626263B1 (en) | 2019-02-20 | 2024-01-16 | 에이에스엠 아이피 홀딩 비.브이. | Cyclical deposition method including treatment step and apparatus for same |
TW202100794A (en) | 2019-02-22 | 2021-01-01 | 荷蘭商Asm Ip私人控股有限公司 | Substrate processing apparatus and method for processing substrate |
US11742198B2 (en) | 2019-03-08 | 2023-08-29 | Asm Ip Holding B.V. | Structure including SiOCN layer and method of forming same |
KR20200108243A (en) | 2019-03-08 | 2020-09-17 | 에이에스엠 아이피 홀딩 비.브이. | Structure Including SiOC Layer and Method of Forming Same |
KR20200108242A (en) | 2019-03-08 | 2020-09-17 | 에이에스엠 아이피 홀딩 비.브이. | Method for Selective Deposition of Silicon Nitride Layer and Structure Including Selectively-Deposited Silicon Nitride Layer |
US10964592B2 (en) * | 2019-03-12 | 2021-03-30 | Micron Technology, Inc. | Methods of forming conductive vias and methods of forming memory circuitry |
JP2020167398A (en) | 2019-03-28 | 2020-10-08 | エーエスエム・アイピー・ホールディング・ベー・フェー | Door opener and substrate processing apparatus provided therewith |
KR20200116855A (en) | 2019-04-01 | 2020-10-13 | 에이에스엠 아이피 홀딩 비.브이. | Method of manufacturing semiconductor device |
US11447864B2 (en) | 2019-04-19 | 2022-09-20 | Asm Ip Holding B.V. | Layer forming method and apparatus |
KR20200125453A (en) | 2019-04-24 | 2020-11-04 | 에이에스엠 아이피 홀딩 비.브이. | Gas-phase reactor system and method of using same |
KR20200130121A (en) | 2019-05-07 | 2020-11-18 | 에이에스엠 아이피 홀딩 비.브이. | Chemical source vessel with dip tube |
KR20200130118A (en) | 2019-05-07 | 2020-11-18 | 에이에스엠 아이피 홀딩 비.브이. | Method for Reforming Amorphous Carbon Polymer Film |
KR20200130652A (en) | 2019-05-10 | 2020-11-19 | 에이에스엠 아이피 홀딩 비.브이. | Method of depositing material onto a surface and structure formed according to the method |
JP2020188255A (en) | 2019-05-16 | 2020-11-19 | エーエスエム アイピー ホールディング ビー.ブイ. | Wafer boat handling device, vertical batch furnace, and method |
USD975665S1 (en) | 2019-05-17 | 2023-01-17 | Asm Ip Holding B.V. | Susceptor shaft |
USD947913S1 (en) | 2019-05-17 | 2022-04-05 | Asm Ip Holding B.V. | Susceptor shaft |
USD935572S1 (en) | 2019-05-24 | 2021-11-09 | Asm Ip Holding B.V. | Gas channel plate |
USD922229S1 (en) | 2019-06-05 | 2021-06-15 | Asm Ip Holding B.V. | Device for controlling a temperature of a gas supply unit |
KR20200141002A (en) | 2019-06-06 | 2020-12-17 | 에이에스엠 아이피 홀딩 비.브이. | Method of using a gas-phase reactor system including analyzing exhausted gas |
KR20200143254A (en) | 2019-06-11 | 2020-12-23 | 에이에스엠 아이피 홀딩 비.브이. | Method of forming an electronic structure using an reforming gas, system for performing the method, and structure formed using the method |
USD944946S1 (en) | 2019-06-14 | 2022-03-01 | Asm Ip Holding B.V. | Shower plate |
USD931978S1 (en) | 2019-06-27 | 2021-09-28 | Asm Ip Holding B.V. | Showerhead vacuum transport |
KR20210005515A (en) | 2019-07-03 | 2021-01-14 | 에이에스엠 아이피 홀딩 비.브이. | Temperature control assembly for substrate processing apparatus and method of using same |
JP2021015791A (en) | 2019-07-09 | 2021-02-12 | エーエスエム アイピー ホールディング ビー.ブイ. | Plasma device and substrate processing method using coaxial waveguide |
CN112216646A (en) | 2019-07-10 | 2021-01-12 | Asm Ip私人控股有限公司 | Substrate supporting assembly and substrate processing device comprising same |
KR20210010307A (en) | 2019-07-16 | 2021-01-27 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus |
KR20210010816A (en) | 2019-07-17 | 2021-01-28 | 에이에스엠 아이피 홀딩 비.브이. | Radical assist ignition plasma system and method |
KR20210010820A (en) | 2019-07-17 | 2021-01-28 | 에이에스엠 아이피 홀딩 비.브이. | Methods of forming silicon germanium structures |
US11643724B2 (en) | 2019-07-18 | 2023-05-09 | Asm Ip Holding B.V. | Method of forming structures using a neutral beam |
JP2021019198A (en) | 2019-07-19 | 2021-02-15 | エーエスエム・アイピー・ホールディング・ベー・フェー | Method of forming topology-controlled amorphous carbon polymer film |
CN112309843A (en) | 2019-07-29 | 2021-02-02 | Asm Ip私人控股有限公司 | Selective deposition method for achieving high dopant doping |
CN112309900A (en) | 2019-07-30 | 2021-02-02 | Asm Ip私人控股有限公司 | Substrate processing apparatus |
CN112309899A (en) | 2019-07-30 | 2021-02-02 | Asm Ip私人控股有限公司 | Substrate processing apparatus |
US11587815B2 (en) | 2019-07-31 | 2023-02-21 | Asm Ip Holding B.V. | Vertical batch furnace assembly |
US11227782B2 (en) | 2019-07-31 | 2022-01-18 | Asm Ip Holding B.V. | Vertical batch furnace assembly |
US11587814B2 (en) | 2019-07-31 | 2023-02-21 | Asm Ip Holding B.V. | Vertical batch furnace assembly |
KR20210018759A (en) | 2019-08-05 | 2021-02-18 | 에이에스엠 아이피 홀딩 비.브이. | Liquid level sensor for a chemical source vessel |
USD965044S1 (en) | 2019-08-19 | 2022-09-27 | Asm Ip Holding B.V. | Susceptor shaft |
USD965524S1 (en) | 2019-08-19 | 2022-10-04 | Asm Ip Holding B.V. | Susceptor support |
JP2021031769A (en) | 2019-08-21 | 2021-03-01 | エーエスエム アイピー ホールディング ビー.ブイ. | Production apparatus of mixed gas of film deposition raw material and film deposition apparatus |
USD979506S1 (en) | 2019-08-22 | 2023-02-28 | Asm Ip Holding B.V. | Insulator |
KR20210024423A (en) | 2019-08-22 | 2021-03-05 | 에이에스엠 아이피 홀딩 비.브이. | Method for forming a structure with a hole |
USD949319S1 (en) | 2019-08-22 | 2022-04-19 | Asm Ip Holding B.V. | Exhaust duct |
USD930782S1 (en) | 2019-08-22 | 2021-09-14 | Asm Ip Holding B.V. | Gas distributor |
USD940837S1 (en) | 2019-08-22 | 2022-01-11 | Asm Ip Holding B.V. | Electrode |
KR20210024420A (en) | 2019-08-23 | 2021-03-05 | 에이에스엠 아이피 홀딩 비.브이. | Method for depositing silicon oxide film having improved quality by peald using bis(diethylamino)silane |
US11286558B2 (en) | 2019-08-23 | 2022-03-29 | Asm Ip Holding B.V. | Methods for depositing a molybdenum nitride film on a surface of a substrate by a cyclical deposition process and related semiconductor device structures including a molybdenum nitride film |
KR20210029090A (en) | 2019-09-04 | 2021-03-15 | 에이에스엠 아이피 홀딩 비.브이. | Methods for selective deposition using a sacrificial capping layer |
KR20210029663A (en) | 2019-09-05 | 2021-03-16 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus |
US11562901B2 (en) | 2019-09-25 | 2023-01-24 | Asm Ip Holding B.V. | Substrate processing method |
CN112593212B (en) | 2019-10-02 | 2023-12-22 | Asm Ip私人控股有限公司 | Method for forming topologically selective silicon oxide film by cyclic plasma enhanced deposition process |
TW202129060A (en) | 2019-10-08 | 2021-08-01 | 荷蘭商Asm Ip控股公司 | Substrate processing device, and substrate processing method |
TW202115273A (en) | 2019-10-10 | 2021-04-16 | 荷蘭商Asm Ip私人控股有限公司 | Method of forming a photoresist underlayer and structure including same |
KR20210045930A (en) | 2019-10-16 | 2021-04-27 | 에이에스엠 아이피 홀딩 비.브이. | Method of Topology-Selective Film Formation of Silicon Oxide |
US11637014B2 (en) | 2019-10-17 | 2023-04-25 | Asm Ip Holding B.V. | Methods for selective deposition of doped semiconductor material |
KR20210047808A (en) | 2019-10-21 | 2021-04-30 | 에이에스엠 아이피 홀딩 비.브이. | Apparatus and methods for selectively etching films |
US11646205B2 (en) | 2019-10-29 | 2023-05-09 | Asm Ip Holding B.V. | Methods of selectively forming n-type doped material on a surface, systems for selectively forming n-type doped material, and structures formed using same |
KR20210054983A (en) | 2019-11-05 | 2021-05-14 | 에이에스엠 아이피 홀딩 비.브이. | Structures with doped semiconductor layers and methods and systems for forming same |
US11501968B2 (en) | 2019-11-15 | 2022-11-15 | Asm Ip Holding B.V. | Method for providing a semiconductor device with silicon filled gaps |
KR20210062561A (en) | 2019-11-20 | 2021-05-31 | 에이에스엠 아이피 홀딩 비.브이. | Method of depositing carbon-containing material on a surface of a substrate, structure formed using the method, and system for forming the structure |
CN112951697A (en) | 2019-11-26 | 2021-06-11 | Asm Ip私人控股有限公司 | Substrate processing apparatus |
KR20210065848A (en) | 2019-11-26 | 2021-06-04 | 에이에스엠 아이피 홀딩 비.브이. | Methods for selectivley forming a target film on a substrate comprising a first dielectric surface and a second metallic surface |
CN112885692A (en) | 2019-11-29 | 2021-06-01 | Asm Ip私人控股有限公司 | Substrate processing apparatus |
CN112885693A (en) | 2019-11-29 | 2021-06-01 | Asm Ip私人控股有限公司 | Substrate processing apparatus |
JP2021090042A (en) | 2019-12-02 | 2021-06-10 | エーエスエム アイピー ホールディング ビー.ブイ. | Substrate processing apparatus and substrate processing method |
KR20210070898A (en) | 2019-12-04 | 2021-06-15 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus |
TW202125596A (en) | 2019-12-17 | 2021-07-01 | 荷蘭商Asm Ip私人控股有限公司 | Method of forming vanadium nitride layer and structure including the vanadium nitride layer |
US11527403B2 (en) | 2019-12-19 | 2022-12-13 | Asm Ip Holding B.V. | Methods for filling a gap feature on a substrate surface and related semiconductor structures |
KR20210095050A (en) | 2020-01-20 | 2021-07-30 | 에이에스엠 아이피 홀딩 비.브이. | Method of forming thin film and method of modifying surface of thin film |
TW202130846A (en) | 2020-02-03 | 2021-08-16 | 荷蘭商Asm Ip私人控股有限公司 | Method of forming structures including a vanadium or indium layer |
KR20210100010A (en) | 2020-02-04 | 2021-08-13 | 에이에스엠 아이피 홀딩 비.브이. | Method and apparatus for transmittance measurements of large articles |
US11776846B2 (en) | 2020-02-07 | 2023-10-03 | Asm Ip Holding B.V. | Methods for depositing gap filling fluids and related systems and devices |
US11781243B2 (en) | 2020-02-17 | 2023-10-10 | Asm Ip Holding B.V. | Method for depositing low temperature phosphorous-doped silicon |
KR20210116240A (en) | 2020-03-11 | 2021-09-27 | 에이에스엠 아이피 홀딩 비.브이. | Substrate handling device with adjustable joints |
US11876356B2 (en) | 2020-03-11 | 2024-01-16 | Asm Ip Holding B.V. | Lockout tagout assembly and system and method of using same |
CN113394086A (en) | 2020-03-12 | 2021-09-14 | Asm Ip私人控股有限公司 | Method for producing a layer structure having a target topological profile |
KR20210124042A (en) | 2020-04-02 | 2021-10-14 | 에이에스엠 아이피 홀딩 비.브이. | Thin film forming method |
TW202146689A (en) | 2020-04-03 | 2021-12-16 | 荷蘭商Asm Ip控股公司 | Method for forming barrier layer and method for manufacturing semiconductor device |
TW202145344A (en) | 2020-04-08 | 2021-12-01 | 荷蘭商Asm Ip私人控股有限公司 | Apparatus and methods for selectively etching silcon oxide films |
US11821078B2 (en) | 2020-04-15 | 2023-11-21 | Asm Ip Holding B.V. | Method for forming precoat film and method for forming silicon-containing film |
KR20210132605A (en) | 2020-04-24 | 2021-11-04 | 에이에스엠 아이피 홀딩 비.브이. | Vertical batch furnace assembly comprising a cooling gas supply |
KR20210132600A (en) | 2020-04-24 | 2021-11-04 | 에이에스엠 아이피 홀딩 비.브이. | Methods and systems for depositing a layer comprising vanadium, nitrogen, and a further element |
TW202140831A (en) | 2020-04-24 | 2021-11-01 | 荷蘭商Asm Ip私人控股有限公司 | Method of forming vanadium nitride–containing layer and structure comprising the same |
KR20210134226A (en) | 2020-04-29 | 2021-11-09 | 에이에스엠 아이피 홀딩 비.브이. | Solid source precursor vessel |
KR20210134869A (en) | 2020-05-01 | 2021-11-11 | 에이에스엠 아이피 홀딩 비.브이. | Fast FOUP swapping with a FOUP handler |
KR20210141379A (en) | 2020-05-13 | 2021-11-23 | 에이에스엠 아이피 홀딩 비.브이. | Laser alignment fixture for a reactor system |
KR20210143653A (en) | 2020-05-19 | 2021-11-29 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus |
KR20210145078A (en) | 2020-05-21 | 2021-12-01 | 에이에스엠 아이피 홀딩 비.브이. | Structures including multiple carbon layers and methods of forming and using same |
TW202201602A (en) | 2020-05-29 | 2022-01-01 | 荷蘭商Asm Ip私人控股有限公司 | Substrate processing device |
TW202218133A (en) | 2020-06-24 | 2022-05-01 | 荷蘭商Asm Ip私人控股有限公司 | Method for forming a layer provided with silicon |
TW202217953A (en) | 2020-06-30 | 2022-05-01 | 荷蘭商Asm Ip私人控股有限公司 | Substrate processing method |
KR20220010438A (en) | 2020-07-17 | 2022-01-25 | 에이에스엠 아이피 홀딩 비.브이. | Structures and methods for use in photolithography |
TW202204662A (en) | 2020-07-20 | 2022-02-01 | 荷蘭商Asm Ip私人控股有限公司 | Method and system for depositing molybdenum layers |
KR20220027026A (en) | 2020-08-26 | 2022-03-07 | 에이에스엠 아이피 홀딩 비.브이. | Method and system for forming metal silicon oxide and metal silicon oxynitride |
USD990534S1 (en) | 2020-09-11 | 2023-06-27 | Asm Ip Holding B.V. | Weighted lift pin |
USD1012873S1 (en) | 2020-09-24 | 2024-01-30 | Asm Ip Holding B.V. | Electrode for semiconductor processing apparatus |
TW202229613A (en) | 2020-10-14 | 2022-08-01 | 荷蘭商Asm Ip私人控股有限公司 | Method of depositing material on stepped structure |
KR20220053482A (en) | 2020-10-22 | 2022-04-29 | 에이에스엠 아이피 홀딩 비.브이. | Method of depositing vanadium metal, structure, device and a deposition assembly |
TW202223136A (en) | 2020-10-28 | 2022-06-16 | 荷蘭商Asm Ip私人控股有限公司 | Method for forming layer on substrate, and semiconductor processing system |
KR20220076343A (en) | 2020-11-30 | 2022-06-08 | 에이에스엠 아이피 홀딩 비.브이. | an injector configured for arrangement within a reaction chamber of a substrate processing apparatus |
US11946137B2 (en) | 2020-12-16 | 2024-04-02 | Asm Ip Holding B.V. | Runout and wobble measurement fixtures |
TW202231903A (en) | 2020-12-22 | 2022-08-16 | 荷蘭商Asm Ip私人控股有限公司 | Transition metal deposition method, transition metal layer, and deposition assembly for depositing transition metal on substrate |
USD981973S1 (en) | 2021-05-11 | 2023-03-28 | Asm Ip Holding B.V. | Reactor wall for substrate processing apparatus |
USD1023959S1 (en) | 2021-05-11 | 2024-04-23 | Asm Ip Holding B.V. | Electrode for substrate processing apparatus |
USD980813S1 (en) | 2021-05-11 | 2023-03-14 | Asm Ip Holding B.V. | Gas flow control plate for substrate processing apparatus |
USD980814S1 (en) | 2021-05-11 | 2023-03-14 | Asm Ip Holding B.V. | Gas distributor for substrate processing apparatus |
USD990441S1 (en) | 2021-09-07 | 2023-06-27 | Asm Ip Holding B.V. | Gas flow control plate |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070190762A1 (en) * | 2006-02-13 | 2007-08-16 | Asml Netherlands B.V. | Device manufacturing method and computer program product |
Family Cites Families (181)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4234362A (en) | 1978-11-03 | 1980-11-18 | International Business Machines Corporation | Method for forming an insulator between layers of conductive material |
US4508579A (en) | 1981-03-30 | 1985-04-02 | International Business Machines Corporation | Lateral device structures using self-aligned fabrication techniques |
US4432132A (en) | 1981-12-07 | 1984-02-21 | Bell Telephone Laboratories, Incorporated | Formation of sidewall oxide layers by reactive oxygen ion etching to define submicron features |
US4419809A (en) | 1981-12-30 | 1983-12-13 | International Business Machines Corporation | Fabrication process of sub-micrometer channel length MOSFETs |
DE3242113A1 (en) | 1982-11-13 | 1984-05-24 | Ibm Deutschland Gmbh, 7000 Stuttgart | METHOD FOR PRODUCING A THIN DIELECTRIC INSULATION IN A SILICON SEMICONDUCTOR BODY |
US4716131A (en) | 1983-11-28 | 1987-12-29 | Nec Corporation | Method of manufacturing semiconductor device having polycrystalline silicon layer with metal silicide film |
US4648937A (en) | 1985-10-30 | 1987-03-10 | International Business Machines Corporation | Method of preventing asymmetric etching of lines in sub-micrometer range sidewall images transfer |
GB8528967D0 (en) | 1985-11-25 | 1986-01-02 | Plessey Co Plc | Semiconductor device manufacture |
EP0238690B1 (en) | 1986-03-27 | 1991-11-06 | International Business Machines Corporation | Process for forming sidewalls |
US5514885A (en) | 1986-10-09 | 1996-05-07 | Myrick; James J. | SOI methods and apparatus |
US4776922A (en) | 1987-10-30 | 1988-10-11 | International Business Machines Corporation | Formation of variable-width sidewall structures |
US4838991A (en) | 1987-10-30 | 1989-06-13 | International Business Machines Corporation | Process for defining organic sidewall structures |
US5328810A (en) | 1990-05-07 | 1994-07-12 | Micron Technology, Inc. | Method for reducing, by a factor or 2-N, the minimum masking pitch of a photolithographic process |
US5013680A (en) | 1990-07-18 | 1991-05-07 | Micron Technology, Inc. | Process for fabricating a DRAM array having feature widths that transcend the resolution limit of available photolithography |
US5053105A (en) | 1990-07-19 | 1991-10-01 | Micron Technology, Inc. | Process for creating an etch mask suitable for deep plasma etches employing self-aligned silicidation of a metal layer masked with a silicon dioxide template |
DE4034612A1 (en) | 1990-10-31 | 1992-05-07 | Huels Chemische Werke Ag | METHOD FOR PRODUCING ORGANOSILANES CONTAINING METHACRYLOXY OR ACRYLOXY GROUPS |
IT1243919B (en) | 1990-11-20 | 1994-06-28 | Cons Ric Microelettronica | PROCEDURE FOR OBTAINING PLANARIZED SUBMICHROMETRIC GROOVES IN INTEGRATED CIRCUITS REALIZED WITH ULSI TECHNOLOGY |
US5330879A (en) | 1992-07-16 | 1994-07-19 | Micron Technology, Inc. | Method for fabrication of close-tolerance lines and sharp emission tips on a semiconductor wafer |
DE4236609A1 (en) | 1992-10-29 | 1994-05-05 | Siemens Ag | Method for forming a structure in the surface of a substrate - with an auxiliary structure laterally bounding an initial masking structure, followed by selective removal of masking structure using the auxiliary structure as an etching mask |
US5470661A (en) | 1993-01-07 | 1995-11-28 | International Business Machines Corporation | Diamond-like carbon films from a hydrocarbon helium plasma |
US6042998A (en) | 1993-09-30 | 2000-03-28 | The University Of New Mexico | Method and apparatus for extending spatial frequencies in photolithography images |
KR970007173B1 (en) | 1994-07-14 | 1997-05-03 | 현대전자산업 주식회사 | Fine patterning method |
US5600153A (en) | 1994-10-07 | 1997-02-04 | Micron Technology, Inc. | Conductive polysilicon lines and thin film transistors |
TW366367B (en) | 1995-01-26 | 1999-08-11 | Ibm | Sputter deposition of hydrogenated amorphous carbon film |
US5795830A (en) | 1995-06-06 | 1998-08-18 | International Business Machines Corporation | Reducing pitch with continuously adjustable line and space dimensions |
KR100190757B1 (en) | 1995-06-30 | 1999-06-01 | 김영환 | Method of forming mosfet |
JP3393286B2 (en) | 1995-09-08 | 2003-04-07 | ソニー株式会社 | Pattern formation method |
US5789320A (en) | 1996-04-23 | 1998-08-04 | International Business Machines Corporation | Plating of noble metal electrodes for DRAM and FRAM |
TW329539B (en) | 1996-07-05 | 1998-04-11 | Mitsubishi Electric Corp | The semiconductor device and its manufacturing method |
JP3164026B2 (en) | 1996-08-21 | 2001-05-08 | 日本電気株式会社 | Semiconductor device and manufacturing method thereof |
US5998256A (en) | 1996-11-01 | 1999-12-07 | Micron Technology, Inc. | Semiconductor processing methods of forming devices on a substrate, forming device arrays on a substrate, forming conductive lines on a substrate, and forming capacitor arrays on a substrate, and integrated circuitry |
US6395613B1 (en) | 2000-08-30 | 2002-05-28 | Micron Technology, Inc. | Semiconductor processing methods of forming a plurality of capacitors on a substrate, bit line contacts and method of forming bit line contacts |
US5895740A (en) | 1996-11-13 | 1999-04-20 | Vanguard International Semiconductor Corp. | Method of forming contact holes of reduced dimensions by using in-situ formed polymeric sidewall spacers |
US6063688A (en) | 1997-09-29 | 2000-05-16 | Intel Corporation | Fabrication of deep submicron structures and quantum wire transistors using hard-mask transistor width definition |
KR100247862B1 (en) * | 1997-12-11 | 2000-03-15 | 윤종용 | Semiconductor device and method for manufacturing the same |
US6143476A (en) | 1997-12-12 | 2000-11-07 | Applied Materials Inc | Method for high temperature etching of patterned layers using an organic mask stack |
US6291334B1 (en) | 1997-12-19 | 2001-09-18 | Applied Materials, Inc. | Etch stop layer for dual damascene process |
US6004862A (en) | 1998-01-20 | 1999-12-21 | Advanced Micro Devices, Inc. | Core array and periphery isolation technique |
JP2975917B2 (en) | 1998-02-06 | 1999-11-10 | 株式会社半導体プロセス研究所 | Semiconductor device manufacturing method and semiconductor device manufacturing apparatus |
US5933725A (en) | 1998-05-27 | 1999-08-03 | Vanguard International Semiconductor Corporation | Word line resistance reduction method and design for high density memory with relaxed metal pitch |
TW376582B (en) | 1998-06-26 | 1999-12-11 | Vanguard Int Semiconduct Corp | Method of forming COB DRAM with self-aligned pole and bitline contact plug |
US6020255A (en) | 1998-07-13 | 2000-02-01 | Taiwan Semiconductor Manufacturing Company | Dual damascene interconnect process with borderless contact |
US6245662B1 (en) | 1998-07-23 | 2001-06-12 | Applied Materials, Inc. | Method of producing an interconnect structure for an integrated circuit |
US6071789A (en) | 1998-11-10 | 2000-06-06 | Vanguard International Semiconductor Corporation | Method for simultaneously fabricating a DRAM capacitor and metal interconnections |
KR100372996B1 (en) | 1998-12-28 | 2003-02-25 | 아사히 가세이 마이크로시스템 가부시끼가이샤 | Method For Forming Contact Hole |
US6211044B1 (en) | 1999-04-12 | 2001-04-03 | Advanced Micro Devices | Process for fabricating a semiconductor device component using a selective silicidation reaction |
JP2000307084A (en) | 1999-04-23 | 2000-11-02 | Hitachi Ltd | Semiconductor integrated circuit device and its manufacture |
US6110837A (en) | 1999-04-28 | 2000-08-29 | Worldwide Semiconductor Manufacturing Corp. | Method for forming a hard mask of half critical dimension |
US6136662A (en) | 1999-05-13 | 2000-10-24 | Lsi Logic Corporation | Semiconductor wafer having a layer-to-layer alignment mark and method for fabricating the same |
KR100333382B1 (en) | 1999-06-24 | 2002-04-18 | 박종섭 | Method for forming multi-level metal interconnection of semiconductor device |
JP2001077196A (en) | 1999-09-08 | 2001-03-23 | Sony Corp | Manufacture of semiconductor device |
US6362057B1 (en) | 1999-10-26 | 2002-03-26 | Motorola, Inc. | Method for forming a semiconductor device |
US6570322B1 (en) * | 1999-11-09 | 2003-05-27 | Micron Technology, Inc. | Anode screen for a phosphor display with a plurality of pixel regions defining phosphor layer holes |
US6582891B1 (en) | 1999-12-02 | 2003-06-24 | Axcelis Technologies, Inc. | Process for reducing edge roughness in patterned photoresist |
US6573030B1 (en) | 2000-02-17 | 2003-06-03 | Applied Materials, Inc. | Method for depositing an amorphous carbon layer |
US6967140B2 (en) | 2000-03-01 | 2005-11-22 | Intel Corporation | Quantum wire gate device and method of making same |
US6297554B1 (en) | 2000-03-10 | 2001-10-02 | United Microelectronics Corp. | Dual damascene interconnect structure with reduced parasitic capacitance |
US6423474B1 (en) | 2000-03-21 | 2002-07-23 | Micron Technology, Inc. | Use of DARC and BARC in flash memory processing |
JP3805603B2 (en) | 2000-05-29 | 2006-08-02 | 富士通株式会社 | Semiconductor device and manufacturing method thereof |
US6632741B1 (en) | 2000-07-19 | 2003-10-14 | International Business Machines Corporation | Self-trimming method on looped patterns |
US6455372B1 (en) | 2000-08-14 | 2002-09-24 | Micron Technology, Inc. | Nucleation for improved flash erase characteristics |
US6348380B1 (en) | 2000-08-25 | 2002-02-19 | Micron Technology, Inc. | Use of dilute steam ambient for improvement of flash devices |
SE517275C2 (en) | 2000-09-20 | 2002-05-21 | Obducat Ab | Wet etching of substrate involves arranging on the substrate a passivating substance comprising active substance reacting with component contained in etchant to form etch protecting compound |
US6335257B1 (en) | 2000-09-29 | 2002-01-01 | Vanguard International Semiconductor Corporation | Method of making pillar-type structure on semiconductor substrate |
US6667237B1 (en) | 2000-10-12 | 2003-12-23 | Vram Technologies, Llc | Method and apparatus for patterning fine dimensions |
US6534243B1 (en) | 2000-10-23 | 2003-03-18 | Advanced Micro Devices, Inc. | Chemical feature doubling process |
US6926843B2 (en) | 2000-11-30 | 2005-08-09 | International Business Machines Corporation | Etching of hard masks |
US6664028B2 (en) | 2000-12-04 | 2003-12-16 | United Microelectronics Corp. | Method of forming opening in wafer layer |
JP3406302B2 (en) | 2001-01-16 | 2003-05-12 | 株式会社半導体先端テクノロジーズ | Method of forming fine pattern, method of manufacturing semiconductor device, and semiconductor device |
US6740594B2 (en) | 2001-05-31 | 2004-05-25 | Infineon Technologies Ag | Method for removing carbon-containing polysilane from a semiconductor without stripping |
US6960806B2 (en) | 2001-06-21 | 2005-11-01 | International Business Machines Corporation | Double gated vertical transistor with different first and second gate materials |
US6522584B1 (en) | 2001-08-02 | 2003-02-18 | Micron Technology, Inc. | Programming methods for multi-level flash EEPROMs |
US6744094B2 (en) | 2001-08-24 | 2004-06-01 | Micron Technology Inc. | Floating gate transistor with horizontal gate layers stacked next to vertical body |
TW497138B (en) | 2001-08-28 | 2002-08-01 | Winbond Electronics Corp | Method for improving consistency of critical dimension |
DE10142590A1 (en) | 2001-08-31 | 2003-04-03 | Infineon Technologies Ag | Production of resist structures used in semiconductor industry comprises applying a resist film on a substrate, forming a resist structure with bars from the film, and removing reinforced sections |
US7045383B2 (en) | 2001-09-19 | 2006-05-16 | BAE Systems Information and Ovonyx, Inc | Method for making tapered opening for programmable resistance memory element |
JP4969001B2 (en) | 2001-09-20 | 2012-07-04 | 株式会社半導体エネルギー研究所 | Semiconductor device and manufacturing method thereof |
JP2003133437A (en) | 2001-10-24 | 2003-05-09 | Hitachi Ltd | Semiconductor device and manufacturing method thereof |
US7226853B2 (en) | 2001-12-26 | 2007-06-05 | Applied Materials, Inc. | Method of forming a dual damascene structure utilizing a three layer hard mask structure |
TW576864B (en) | 2001-12-28 | 2004-02-21 | Toshiba Corp | Method for manufacturing a light-emitting device |
US6638441B2 (en) | 2002-01-07 | 2003-10-28 | Macronix International Co., Ltd. | Method for pitch reduction |
DE10207131B4 (en) | 2002-02-20 | 2007-12-20 | Infineon Technologies Ag | Process for forming a hardmask in a layer on a flat disk |
US6620715B1 (en) | 2002-03-29 | 2003-09-16 | Cypress Semiconductor Corp. | Method for forming sub-critical dimension structures in an integrated circuit |
US6759180B2 (en) | 2002-04-23 | 2004-07-06 | Hewlett-Packard Development Company, L.P. | Method of fabricating sub-lithographic sized line and space patterns for nano-imprinting lithography |
US20030207584A1 (en) | 2002-05-01 | 2003-11-06 | Swaminathan Sivakumar | Patterning tighter and looser pitch geometries |
US6951709B2 (en) | 2002-05-03 | 2005-10-04 | Micron Technology, Inc. | Method of fabricating a semiconductor multilevel interconnect structure |
US6602779B1 (en) | 2002-05-13 | 2003-08-05 | Taiwan Semiconductor Manufacturing Co., Ltd | Method for forming low dielectric constant damascene structure while employing carbon doped silicon oxide planarizing stop layer |
US6703312B2 (en) | 2002-05-17 | 2004-03-09 | International Business Machines Corporation | Method of forming active devices of different gatelengths using lithographic printed gate images of same length |
US6818141B1 (en) | 2002-06-10 | 2004-11-16 | Advanced Micro Devices, Inc. | Application of the CVD bilayer ARC as a hard mask for definition of the subresolution trench features between polysilicon wordlines |
US6734107B2 (en) | 2002-06-12 | 2004-05-11 | Macronix International Co., Ltd. | Pitch reduction in semiconductor fabrication |
US6559017B1 (en) | 2002-06-13 | 2003-05-06 | Advanced Micro Devices, Inc. | Method of using amorphous carbon as spacer material in a disposable spacer process |
KR100476924B1 (en) | 2002-06-14 | 2005-03-17 | 삼성전자주식회사 | Method Of Forming Fine Pattern Of Semiconductor Device |
US6924191B2 (en) | 2002-06-20 | 2005-08-02 | Applied Materials, Inc. | Method for fabricating a gate structure of a field effect transistor |
AU2003280498A1 (en) | 2002-06-27 | 2004-01-19 | Advanced Micro Devices, Inc. | Method of defining the dimensions of circuit elements by using spacer deposition techniques |
US6689695B1 (en) | 2002-06-28 | 2004-02-10 | Taiwan Semiconductor Manufacturing Company | Multi-purpose composite mask for dual damascene patterning |
US6500756B1 (en) | 2002-06-28 | 2002-12-31 | Advanced Micro Devices, Inc. | Method of forming sub-lithographic spaces between polysilicon lines |
US6835663B2 (en) | 2002-06-28 | 2004-12-28 | Infineon Technologies Ag | Hardmask of amorphous carbon-hydrogen (a-C:H) layers with tunable etch resistivity |
US20040018738A1 (en) | 2002-07-22 | 2004-01-29 | Wei Liu | Method for fabricating a notch gate structure of a field effect transistor |
US6913871B2 (en) | 2002-07-23 | 2005-07-05 | Intel Corporation | Fabricating sub-resolution structures in planar lightwave devices |
US6764949B2 (en) | 2002-07-31 | 2004-07-20 | Advanced Micro Devices, Inc. | Method for reducing pattern deformation and photoresist poisoning in semiconductor device fabrication |
US6673684B1 (en) | 2002-07-31 | 2004-01-06 | Advanced Micro Devices, Inc. | Use of diamond as a hard mask material |
US6800930B2 (en) | 2002-07-31 | 2004-10-05 | Micron Technology, Inc. | Semiconductor dice having back side redistribution layer accessed using through-silicon vias, and assemblies |
US6939808B2 (en) | 2002-08-02 | 2005-09-06 | Applied Materials, Inc. | Undoped and fluorinated amorphous carbon film as pattern mask for metal etch |
US6566280B1 (en) | 2002-08-26 | 2003-05-20 | Intel Corporation | Forming polymer features on a substrate |
US6756284B2 (en) | 2002-09-18 | 2004-06-29 | Silicon Storage Technology, Inc. | Method for forming a sublithographic opening in a semiconductor process |
US6706571B1 (en) | 2002-10-22 | 2004-03-16 | Advanced Micro Devices, Inc. | Method for forming multiple structures in a semiconductor device |
US6888755B2 (en) | 2002-10-28 | 2005-05-03 | Sandisk Corporation | Flash memory cell arrays having dual control gates per memory cell charge storage element |
US7119020B2 (en) | 2002-12-04 | 2006-10-10 | Matsushita Electric Industrial Co., Ltd. | Method for fabricating semiconductor device |
US6686245B1 (en) | 2002-12-20 | 2004-02-03 | Motorola, Inc. | Vertical MOSFET with asymmetric gate structure |
US6916594B2 (en) | 2002-12-30 | 2005-07-12 | Hynix Semiconductor Inc. | Overcoating composition for photoresist and method for forming photoresist pattern using the same |
US7015124B1 (en) | 2003-04-28 | 2006-03-21 | Advanced Micro Devices, Inc. | Use of amorphous carbon for gate patterning |
US6773998B1 (en) | 2003-05-20 | 2004-08-10 | Advanced Micro Devices, Inc. | Modified film stack and patterning strategy for stress compensation and prevention of pattern distortion in amorphous carbon gate patterning |
JP4578785B2 (en) | 2003-05-21 | 2010-11-10 | ルネサスエレクトロニクス株式会社 | Manufacturing method of semiconductor device |
US7192811B2 (en) * | 2003-06-23 | 2007-03-20 | Macronix International Co., Ltd. | Read-only memory device coded with selectively insulated gate electrodes |
US6835662B1 (en) | 2003-07-14 | 2004-12-28 | Advanced Micro Devices, Inc. | Partially de-coupled core and periphery gate module process |
DE10345455A1 (en) | 2003-09-30 | 2005-05-04 | Infineon Technologies Ag | Method for producing a hard mask and hard mask arrangement |
KR100536801B1 (en) | 2003-10-01 | 2005-12-14 | 동부아남반도체 주식회사 | Semiconductor device and fabrication method thereof |
TWI220560B (en) | 2003-10-27 | 2004-08-21 | Powerchip Semiconductor Corp | NAND flash memory cell architecture, NAND flash memory cell array, manufacturing method and operating method of the same |
US6867116B1 (en) | 2003-11-10 | 2005-03-15 | Macronix International Co., Ltd. | Fabrication method of sub-resolution pitch for integrated circuits |
KR100554514B1 (en) | 2003-12-26 | 2006-03-03 | 삼성전자주식회사 | Method for forming pattern and gate electrode in semiconductor processing |
US6998332B2 (en) | 2004-01-08 | 2006-02-14 | International Business Machines Corporation | Method of independent P and N gate length control of FET device made by sidewall image transfer technique |
US6875703B1 (en) | 2004-01-20 | 2005-04-05 | International Business Machines Corporation | Method for forming quadruple density sidewall image transfer (SIT) structures |
US7064078B2 (en) | 2004-01-30 | 2006-06-20 | Applied Materials | Techniques for the use of amorphous carbon (APF) for various etch and litho integration scheme |
WO2005094231A2 (en) | 2004-03-19 | 2005-10-13 | The Regents Of The University Of California | Methods for fabrication of positional and compositionally controlled nanostructures on substrate |
US7098105B2 (en) | 2004-05-26 | 2006-08-29 | Micron Technology, Inc. | Methods for forming semiconductor structures |
US6955961B1 (en) | 2004-05-27 | 2005-10-18 | Macronix International Co., Ltd. | Method for defining a minimum pitch in an integrated circuit beyond photolithographic resolution |
US7183205B2 (en) | 2004-06-08 | 2007-02-27 | Macronix International Co., Ltd. | Method of pitch dimension shrinkage |
US7473644B2 (en) | 2004-07-01 | 2009-01-06 | Micron Technology, Inc. | Method for forming controlled geometry hardmasks including subresolution elements |
US7074666B2 (en) | 2004-07-28 | 2006-07-11 | International Business Machines Corporation | Borderless contact structures |
KR100704470B1 (en) | 2004-07-29 | 2007-04-10 | 주식회사 하이닉스반도체 | Method for fabrication of semiconductor device using amorphous carbon layer to sacrificial hard mask |
US7175944B2 (en) | 2004-08-31 | 2007-02-13 | Micron Technology, Inc. | Prevention of photoresist scumming |
US7151040B2 (en) | 2004-08-31 | 2006-12-19 | Micron Technology, Inc. | Methods for increasing photo alignment margins |
US7910288B2 (en) | 2004-09-01 | 2011-03-22 | Micron Technology, Inc. | Mask material conversion |
US7442976B2 (en) * | 2004-09-01 | 2008-10-28 | Micron Technology, Inc. | DRAM cells with vertical transistors |
US7115525B2 (en) | 2004-09-02 | 2006-10-03 | Micron Technology, Inc. | Method for integrated circuit fabrication using pitch multiplication |
US7655387B2 (en) | 2004-09-02 | 2010-02-02 | Micron Technology, Inc. | Method to align mask patterns |
KR100614651B1 (en) | 2004-10-11 | 2006-08-22 | 삼성전자주식회사 | Apparatus And Method For Pattern Exposure, Photomask Used Therefor, Design Method For The Photomask, Illuminating System Therefor and Implementing Method For The Illuminating System |
US7208379B2 (en) | 2004-11-29 | 2007-04-24 | Texas Instruments Incorporated | Pitch multiplication process |
US7298004B2 (en) | 2004-11-30 | 2007-11-20 | Infineon Technologies Ag | Charge-trapping memory cell and method for production |
KR100596795B1 (en) | 2004-12-16 | 2006-07-05 | 주식회사 하이닉스반도체 | Capacitor of semiconductor device and method for forming the same |
US7271107B2 (en) | 2005-02-03 | 2007-09-18 | Lam Research Corporation | Reduction of feature critical dimensions using multiple masks |
KR100787352B1 (en) | 2005-02-23 | 2007-12-18 | 주식회사 하이닉스반도체 | Composition for Hard Mask and Method for Forming Pattern of Semiconductor Device using it |
US7390746B2 (en) | 2005-03-15 | 2008-06-24 | Micron Technology, Inc. | Multiple deposition for integration of spacers in pitch multiplication process |
US7253118B2 (en) * | 2005-03-15 | 2007-08-07 | Micron Technology, Inc. | Pitch reduced patterns relative to photolithography features |
US7611944B2 (en) * | 2005-03-28 | 2009-11-03 | Micron Technology, Inc. | Integrated circuit fabrication |
KR100640639B1 (en) | 2005-04-19 | 2006-10-31 | 삼성전자주식회사 | Semiconductor device having fine contact and method of manufacturing the same |
US7429536B2 (en) * | 2005-05-23 | 2008-09-30 | Micron Technology, Inc. | Methods for forming arrays of small, closely spaced features |
US7547599B2 (en) | 2005-05-26 | 2009-06-16 | Micron Technology, Inc. | Multi-state memory cell |
US7560390B2 (en) | 2005-06-02 | 2009-07-14 | Micron Technology, Inc. | Multiple spacer steps for pitch multiplication |
US7396781B2 (en) | 2005-06-09 | 2008-07-08 | Micron Technology, Inc. | Method and apparatus for adjusting feature size and position |
TW200705541A (en) | 2005-07-25 | 2007-02-01 | Li Bing Huan | Manufacturing method of nano-sticker |
US7413981B2 (en) | 2005-07-29 | 2008-08-19 | Micron Technology, Inc. | Pitch doubled circuit layout |
US7291560B2 (en) | 2005-08-01 | 2007-11-06 | Infineon Technologies Ag | Method of production pitch fractionizations in semiconductor technology |
US7816262B2 (en) | 2005-08-30 | 2010-10-19 | Micron Technology, Inc. | Method and algorithm for random half pitched interconnect layout with constant spacing |
US7829262B2 (en) | 2005-08-31 | 2010-11-09 | Micron Technology, Inc. | Method of forming pitch multipled contacts |
US7776744B2 (en) | 2005-09-01 | 2010-08-17 | Micron Technology, Inc. | Pitch multiplication spacers and methods of forming the same |
US7572572B2 (en) | 2005-09-01 | 2009-08-11 | Micron Technology, Inc. | Methods for forming arrays of small, closely spaced features |
US7687342B2 (en) | 2005-09-01 | 2010-03-30 | Micron Technology, Inc. | Method of manufacturing a memory device |
US7393789B2 (en) | 2005-09-01 | 2008-07-01 | Micron Technology, Inc. | Protective coating for planarization |
US7759197B2 (en) | 2005-09-01 | 2010-07-20 | Micron Technology, Inc. | Method of forming isolated features using pitch multiplication |
KR101200938B1 (en) | 2005-09-30 | 2012-11-13 | 삼성전자주식회사 | Method for forming patterns of semiconductor device |
US7244638B2 (en) | 2005-09-30 | 2007-07-17 | Infineon Technologies Ag | Semiconductor memory device and method of production |
KR100672123B1 (en) | 2006-02-02 | 2007-01-19 | 주식회사 하이닉스반도체 | Method for forming micro pattern in semiconductor device |
US7897058B2 (en) * | 2006-02-13 | 2011-03-01 | Asml Netherlands B.V. | Device manufacturing method and computer program product |
US7842558B2 (en) * | 2006-03-02 | 2010-11-30 | Micron Technology, Inc. | Masking process for simultaneously patterning separate regions |
US20070210449A1 (en) | 2006-03-07 | 2007-09-13 | Dirk Caspary | Memory device and an array of conductive lines and methods of making the same |
US7351666B2 (en) | 2006-03-17 | 2008-04-01 | International Business Machines Corporation | Layout and process to contact sub-lithographic structures |
US7579278B2 (en) * | 2006-03-23 | 2009-08-25 | Micron Technology, Inc. | Topography directed patterning |
US7902074B2 (en) | 2006-04-07 | 2011-03-08 | Micron Technology, Inc. | Simplified pitch doubling process flow |
US8003310B2 (en) | 2006-04-24 | 2011-08-23 | Micron Technology, Inc. | Masking techniques and templates for dense semiconductor fabrication |
US7488685B2 (en) | 2006-04-25 | 2009-02-10 | Micron Technology, Inc. | Process for improving critical dimension uniformity of integrated circuit arrays |
US7537866B2 (en) | 2006-05-24 | 2009-05-26 | Synopsys, Inc. | Patterning a single integrated circuit layer using multiple masks and multiple masking layers |
US7795149B2 (en) | 2006-06-01 | 2010-09-14 | Micron Technology, Inc. | Masking techniques and contact imprint reticles for dense semiconductor fabrication |
US7611980B2 (en) | 2006-08-30 | 2009-11-03 | Micron Technology, Inc. | Single spacer process for multiplying pitch by a factor greater than two and related intermediate IC structures |
US7825460B2 (en) | 2006-09-06 | 2010-11-02 | International Business Machines Corporation | Vertical field effect transistor arrays and methods for fabrication thereof |
US7666578B2 (en) | 2006-09-14 | 2010-02-23 | Micron Technology, Inc. | Efficient pitch multiplication process |
US20080292991A1 (en) | 2007-05-24 | 2008-11-27 | Advanced Micro Devices, Inc. | High fidelity multiple resist patterning |
US7923373B2 (en) | 2007-06-04 | 2011-04-12 | Micron Technology, Inc. | Pitch multiplication using self-assembling materials |
US8563229B2 (en) | 2007-07-31 | 2013-10-22 | Micron Technology, Inc. | Process of semiconductor fabrication with mask overlay on pitch multiplied features and associated structures |
US7737039B2 (en) * | 2007-11-01 | 2010-06-15 | Micron Technology, Inc. | Spacer process for on pitch contacts and related structures |
US7851135B2 (en) | 2007-11-30 | 2010-12-14 | Hynix Semiconductor Inc. | Method of forming an etching mask pattern from developed negative and positive photoresist layers |
-
2007
- 2007-11-01 US US11/933,664 patent/US7737039B2/en active Active
-
2008
- 2008-10-27 WO PCT/US2008/081380 patent/WO2009058744A1/en active Application Filing
- 2008-10-27 EP EP08845706.4A patent/EP2206142B1/en active Active
- 2008-10-27 KR KR1020107011997A patent/KR101368527B1/en active IP Right Grant
- 2008-10-31 TW TW097142287A patent/TWI456692B/en active
-
2010
- 2010-05-17 US US12/781,681 patent/US8211803B2/en active Active
-
2012
- 2012-06-19 US US13/526,792 patent/US8772166B2/en active Active
-
2014
- 2014-06-23 US US14/311,696 patent/US20140299997A1/en not_active Abandoned
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070190762A1 (en) * | 2006-02-13 | 2007-08-16 | Asml Netherlands B.V. | Device manufacturing method and computer program product |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11127830B2 (en) | 2019-01-17 | 2021-09-21 | Micron Technology, Inc. | Apparatus with multidielectric spacers on conductive regions of stack structures, and related methods |
Also Published As
Publication number | Publication date |
---|---|
US20100221920A1 (en) | 2010-09-02 |
KR101368527B1 (en) | 2014-02-27 |
US20090115064A1 (en) | 2009-05-07 |
US8211803B2 (en) | 2012-07-03 |
US8772166B2 (en) | 2014-07-08 |
EP2206142B1 (en) | 2018-07-18 |
TW200931592A (en) | 2009-07-16 |
WO2009058744A1 (en) | 2009-05-07 |
EP2206142A4 (en) | 2014-08-13 |
US7737039B2 (en) | 2010-06-15 |
TWI456692B (en) | 2014-10-11 |
US20120258599A1 (en) | 2012-10-11 |
KR20100093549A (en) | 2010-08-25 |
EP2206142A1 (en) | 2010-07-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8772166B2 (en) | Spacer process for on pitch contacts and related structures | |
KR101564474B1 (en) | Method for forming high density patterns | |
US10768526B2 (en) | Method of forming patterns | |
US10014175B2 (en) | Lithography using high selectivity spacers for pitch reduction | |
US6500756B1 (en) | Method of forming sub-lithographic spaces between polysilicon lines | |
TWI471903B (en) | Frequency doubling using spacer mask | |
US9892933B2 (en) | Lithography using multilayer spacer for reduced spacer footing | |
KR101091298B1 (en) | Methods to reduce the critical dimension of semiconductor devices and partially fabricated semiconductor devices having reduced critical dimensions | |
KR101449772B1 (en) | Efficient pitch multiplication process | |
US9548201B2 (en) | Self-aligned multiple spacer patterning schemes for advanced nanometer technology | |
US9324721B2 (en) | Pitch-halving integrated circuit process | |
EP1998362A2 (en) | Frequency Tripling Using Spacer Mask Having Interposed Regions | |
CN108447777B (en) | Variable space mandrel dicing for self-aligned double patterning | |
US7939451B2 (en) | Method for fabricating a pattern | |
KR20100076763A (en) | Method for fabricating fine pattern in semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |