US20130240896A1 - Semiconductor device and method of fabricating semiconductor device - Google Patents
Semiconductor device and method of fabricating semiconductor device Download PDFInfo
- Publication number
- US20130240896A1 US20130240896A1 US13/721,257 US201213721257A US2013240896A1 US 20130240896 A1 US20130240896 A1 US 20130240896A1 US 201213721257 A US201213721257 A US 201213721257A US 2013240896 A1 US2013240896 A1 US 2013240896A1
- Authority
- US
- United States
- Prior art keywords
- layer
- semiconductor layer
- semiconductor device
- insulator
- insulator layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 239
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 20
- 239000012212 insulator Substances 0.000 claims abstract description 133
- 230000003647 oxidation Effects 0.000 claims abstract description 117
- 238000007254 oxidation reaction Methods 0.000 claims abstract description 117
- 150000004767 nitrides Chemical class 0.000 claims abstract description 73
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims abstract description 57
- 239000001301 oxygen Substances 0.000 claims abstract description 57
- 229910052760 oxygen Inorganic materials 0.000 claims abstract description 57
- 239000000758 substrate Substances 0.000 claims abstract description 24
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 claims description 133
- 239000007789 gas Substances 0.000 claims description 37
- 229910002704 AlGaN Inorganic materials 0.000 claims description 26
- 238000000231 atomic layer deposition Methods 0.000 claims description 23
- 229910052751 metal Inorganic materials 0.000 claims description 22
- 239000002184 metal Substances 0.000 claims description 22
- WNROFYMDJYEPJX-UHFFFAOYSA-K aluminium hydroxide Chemical compound [OH-].[OH-].[OH-].[Al+3] WNROFYMDJYEPJX-UHFFFAOYSA-K 0.000 claims description 20
- JLTRXTDYQLMHGR-UHFFFAOYSA-N trimethylaluminium Chemical compound C[Al](C)C JLTRXTDYQLMHGR-UHFFFAOYSA-N 0.000 claims description 18
- 238000000034 method Methods 0.000 claims description 14
- 239000000463 material Substances 0.000 claims description 10
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 claims description 8
- 125000004430 oxygen atom Chemical group O* 0.000 claims description 6
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 5
- 229910052710 silicon Inorganic materials 0.000 claims description 5
- 239000010703 silicon Substances 0.000 claims description 5
- 125000004429 atom Chemical group 0.000 claims description 4
- 238000010438 heat treatment Methods 0.000 claims description 3
- RVYOQIHOUTVEKU-UHFFFAOYSA-N aluminum hafnium Chemical compound [Al].[Hf] RVYOQIHOUTVEKU-UHFFFAOYSA-N 0.000 claims description 2
- 229910052759 nickel Inorganic materials 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 45
- 238000000137 annealing Methods 0.000 description 16
- 230000005533 two-dimensional electron gas Effects 0.000 description 13
- 229920002120 photoresistant polymer Polymers 0.000 description 10
- QGZKDVFQNNGYKY-UHFFFAOYSA-N Ammonia Chemical compound N QGZKDVFQNNGYKY-UHFFFAOYSA-N 0.000 description 8
- 239000003990 capacitor Substances 0.000 description 8
- 239000011248 coating agent Substances 0.000 description 5
- 238000000576 coating method Methods 0.000 description 5
- 238000000151 deposition Methods 0.000 description 5
- 230000008021 deposition Effects 0.000 description 5
- 239000012535 impurity Substances 0.000 description 5
- 239000003960 organic solvent Substances 0.000 description 5
- KZBUYRJDOAKODT-UHFFFAOYSA-N Chlorine Chemical compound ClCl KZBUYRJDOAKODT-UHFFFAOYSA-N 0.000 description 4
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 4
- 238000001312 dry etching Methods 0.000 description 4
- 238000010893 electron trap Methods 0.000 description 4
- 238000001020 plasma etching Methods 0.000 description 4
- XCZXGTMEAKBVPV-UHFFFAOYSA-N trimethylgallium Chemical compound C[Ga](C)C XCZXGTMEAKBVPV-UHFFFAOYSA-N 0.000 description 4
- 238000001771 vacuum deposition Methods 0.000 description 4
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 3
- CBENFWSGALASAD-UHFFFAOYSA-N Ozone Chemical compound [O-][O+]=O CBENFWSGALASAD-UHFFFAOYSA-N 0.000 description 3
- 125000002887 hydroxy group Chemical group [H]O* 0.000 description 3
- 239000000203 mixture Substances 0.000 description 3
- 238000001451 molecular beam epitaxy Methods 0.000 description 3
- 229910018626 Al(OH) Inorganic materials 0.000 description 2
- ZAMOUSCENKQFHK-UHFFFAOYSA-N Chlorine atom Chemical compound [Cl] ZAMOUSCENKQFHK-UHFFFAOYSA-N 0.000 description 2
- YCKRFDGAMUMZLT-UHFFFAOYSA-N Fluorine atom Chemical compound [F] YCKRFDGAMUMZLT-UHFFFAOYSA-N 0.000 description 2
- 229910005535 GaOx Inorganic materials 0.000 description 2
- 239000003513 alkali Substances 0.000 description 2
- 229910021529 ammonia Inorganic materials 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 239000000460 chlorine Substances 0.000 description 2
- 229910052801 chlorine Inorganic materials 0.000 description 2
- 230000005669 field effect Effects 0.000 description 2
- 229910052731 fluorine Inorganic materials 0.000 description 2
- 239000011737 fluorine Substances 0.000 description 2
- 229910052733 gallium Inorganic materials 0.000 description 2
- XEMZLVDIUVCKGL-UHFFFAOYSA-N hydrogen peroxide;sulfuric acid Chemical compound OO.OS(O)(=O)=O XEMZLVDIUVCKGL-UHFFFAOYSA-N 0.000 description 2
- 239000007788 liquid Substances 0.000 description 2
- 238000002156 mixing Methods 0.000 description 2
- 229910000069 nitrogen hydride Inorganic materials 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 2
- 238000001039 wet etching Methods 0.000 description 2
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical group [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 239000003795 chemical substances by application Substances 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 229910000040 hydrogen fluoride Inorganic materials 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000008520 organization Effects 0.000 description 1
- 230000010287 polarization Effects 0.000 description 1
- 239000011347 resin Substances 0.000 description 1
- 229920005989 resin Polymers 0.000 description 1
- 229910000679 solder Inorganic materials 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 238000000927 vapour-phase epitaxy Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
- H01L29/7786—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT
- H01L29/7787—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT with wide bandgap charge-carrier supplying layer, e.g. direct single heterostructure MODFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28264—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being a III-V compound
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
- H01L29/2003—Nitride compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
- H01L29/201—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds including two or more compounds, e.g. alloys
- H01L29/205—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds including two or more compounds, e.g. alloys in different semiconductor regions, e.g. heterojunctions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/511—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures
- H01L29/513—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures the variation being perpendicular to the channel plane
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/517—Insulating materials associated therewith the insulating material comprising a metallic compound, e.g. metal oxide, metal silicate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/518—Insulating materials associated therewith the insulating material containing nitrogen, e.g. nitride, oxynitride, nitrogen-doped material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66431—Unipolar field-effect transistors with a heterojunction interface channel or gate, e.g. HFET, HIGFET, SISFET, HJFET, HEMT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66446—Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET]
- H01L29/66462—Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET] with a heterojunction interface channel or gate, e.g. HFET, HIGFET, SISFET, HJFET, HEMT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
- H01L29/7786—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/0601—Structure
- H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/45124—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48257—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a die pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/4901—Structure
- H01L2224/4903—Connectors having different sizes, e.g. different diameters
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42356—Disposition, e.g. buried gate electrode
- H01L29/4236—Disposition, e.g. buried gate electrode within a trench, e.g. trench gate electrode, groove gate electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/1026—Compound semiconductors
- H01L2924/1032—III-V
- H01L2924/1033—Gallium nitride [GaN]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13064—High Electron Mobility Transistor [HEMT, HFET [heterostructure FET], MODFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Definitions
- the embodiments discussed herein are related to a semiconductor device and a method of fabricating the semiconductor device.
- the nitride semiconductor GaN has a band gap of 3.4 eV, which is wider than the band gap of 1.1 eV for Si, and the band gap of 1.4 eV for GaAs.
- the high-output electronic devices may include a FET (Field Effect Transistor), particularly a HEMT (High Electron Mobility Transistor).
- the HEMT that uses the nitride semiconductor may be used for a high-output, high-efficient amplifier, a high-power switching device, and the like.
- a piezo polarization occurs in AlGaN due to a distortion caused by the difference in lattice constants of AlGaN and GaN, and a high-density 2DEG (Two-Dimensional Electron Gas) is generated.
- this HEMT may operate at a high voltage, and may be used for a high-efficient switching device, and a high-voltage power device employed in electric cars and the like.
- the 2DEG exists in a region immediately under a gate, even in a state in which no voltage is applied to a gate electrode or the like, and the device that is fabricated becomes a normally-on device.
- a normally-off device a part of a nitride semiconductor layer in the region where the gate electrode is formed is removed by etching, in order to reduce the distance between a channel and the gate electrode and form a gate recess structure.
- a gate insulator layer may be formed between the gate electrode and the nitride semiconductor layer.
- Aluminum oxide (Al 2 O 3 ) formed by ALD (Atomic Layer Deposition) is suited for such a gate insulator layer, and may be regarded as a promising material for use as the gate insulator layer, because the withstand voltage may be 10 MV/cm to 30 MV/cm and high.
- a field effect compound semiconductor device is proposed in a Japanese Laid-Open Patent Publication No. 2002-359256, for example.
- Residue of impurities originating from a source gas may exist in an aluminum oxide layer that is formed by the ALD. More particularly, in the aluminum oxide layer formed by the ALD, hydroxyl group (OH group) may remain in an aluminum hydroxide (Al(OH)x) state, and the OH group may act as an electron trap. Hence, this electron trap may cause a threshold variation of the gate voltage and prevent the fabrication of the normally-off device.
- hydroxyl group OH group
- Al(OH)x aluminum hydroxide
- the aluminum oxide layer may be formed on the nitride semiconductor layer, such as GaN.
- GaOx may be formed at an interface between the GaN and the aluminum oxide layer, and the GaOx may also act as an electron trap. Accordingly, this electron trap may cause the threshold variation of the gate voltage and similarly prevent the fabrication of the normally-off device.
- the step coverage may become relatively poor.
- the aluminum oxide layer formed by the ALD a satisfactory step coverage may be obtained.
- a method of fabricating a semiconductor device may include forming a nitride semiconductor layer on a substrate; forming a first insulator layer on the nitride semiconductor layer by steam oxidation of ALD (Atomic Layer Deposition) using H 2 O source gas, or by oxidation of ALD using O 3 source gas; forming a second insulator layer on the first insulator layer by oxygen plasma oxidation of ALD using O 2 source gas; forming a gate electrode on the second insulator layer; and forming a source electrode and a drain electrode on the nitride semiconductor layer, wherein the forming the nitride semiconductor layer includes forming a first semiconductor layer on the substrate, and forming a second semiconductor layer on the first semiconductor layer.
- ALD Atomic Layer Deposition
- FIGS. 1A and 1B are cross sectional views for explaining a semiconductor device having a structure not formed with a recess
- FIG. 2 is a diagram for explaining a O/Ga ratio on a GaN surface of the semiconductor device having the structure not formed with the recess;
- FIG. 3 is a diagram for explaining a threshold variation of the semiconductor device having the structure not formed with the recess;
- FIG. 4 is a diagram for explaining a density of an insulator layer in the semiconductor device having the structure not formed with the recess;
- FIG. 5 is a diagram for explaining a withstand voltage of the semiconductor device having the structure not formed with the recess
- FIG. 6 is a diagram for explaining an aluminum hydroxide density and a threshold variation for a case in which a heat treatment is carried out
- FIG. 7 is a cross sectional view illustrating a structure of the semiconductor device in a first embodiment
- FIGS. 8A and 8B are cross sectional views for explaining a method of fabricating the semiconductor device of the first embodiment
- FIGS. 9A and 9B are cross sectional views for explaining the method of fabricating the semiconductor device of the first embodiment
- FIG. 10 is a diagram for explaining a O/Ga ratio on a GaN surface of the semiconductor device of the first embodiment
- FIG. 11 is a diagram for explaining a threshold variation of the semiconductor of the first embodiment
- FIG. 12 is a diagram for explaining a density of an insulator layer in the semiconductor device of the first embodiment
- FIG. 13 is a diagram for explaining a withstand voltage of the semiconductor device of the first embodiment
- FIGS. 14A and 14B are cross sectional views for explaining the semiconductor device having a structure formed with a recess
- FIG. 15 is a diagram for explaining a O/(Al+Ga) ratio on AlGaN and GaN surfaces of the semiconductor devices having the structure formed with the recess;
- FIG. 16 is a diagram for explaining the threshold variation of the semiconductor devices having the structure formed with the recess
- FIG. 17 is a diagram for explaining the density of the insulator layer in the semiconductor devices having the structure formed with the recess;
- FIG. 18 is a diagram for explaining the withstand voltage of the semiconductor devices having the structure formed with the recess
- FIG. 19 is a cross sectional view illustrating the structure of the semiconductor device in a second embodiment
- FIGS. 20A and 20B are cross sectional views for explaining the method of fabricating the semiconductor device in the second embodiment
- FIGS. 21A and 21B are cross sectional views for explaining the method of fabricating the semiconductor device in the second embodiment
- FIG. 22 is a cross sectional view for explaining the method of fabricating the semiconductor device in the second embodiment
- FIG. 23 is a diagram for explaining the O/(Al+Ga) ratio on the AlGaN and GaN surfaces of the semiconductor device in the second embodiment
- FIG. 24 is a diagram for explaining the threshold variation of the semiconductor device in the second embodiment.
- FIG. 25 is a diagram for explaining the density of the insulator layer in the semiconductor device in the second embodiment.
- FIG. 26 is a diagram for explaining the withstand voltage of the semiconductor device in the second embodiment.
- FIG. 27 is a diagram for explaining the semiconductor device in a third embodiment
- FIG. 28 is a circuit diagram illustrating a PFC circuit in the third embodiment
- FIG. 29 is a circuit diagram illustrating a power supply unit in the third embodiment.
- FIG. 30 is a diagram illustrating a high-frequency amplifier in the third embodiment.
- An aluminum oxide (Al 2 O 3 ) layer may be formed by the ALD according to a first method or a second method.
- the first method employs steam oxidation to form the aluminum oxide layer using trimethylaluminum (Al(CH 3 ) 3 ) and H 2 O as source gases.
- the second method employs oxygen plasma oxidation to form the aluminum oxide layer using Al(CH 3 ) 3 and O 2 as source gases.
- the steam oxidation forms the layer without generating plasma
- the oxygen plasma oxidation forms the layer by generating plasma by oxygen (O 2 ) or ozone (O 3 ).
- a semiconductor device using an aluminum oxide layer formed by the oxygen plasma oxidation, as the gate insulator layer, and a semiconductor device using an aluminum oxide layer formed by the steam oxidation, as the gate insulator layer, may be fabricated.
- the semiconductor device illustrated in FIG. 1A may be a HEMT using an aluminum oxide layer 931 formed by the oxygen plasma oxidation, as the gate insulator layer. More particularly, a GaN channel layer 921 , a AlGaN electron supply layer 922 , and a GaN cap layer 923 may be successively stacked, as nitride semiconductor layers, on a substrate 910 . Hence, a 2DEG 921 a may be formed in the channel layer 921 in a vicinity of an interface between the channel layer 921 and the electron supply layer 922 .
- an aluminum oxide layer 931 may be formed on the cap layer 923 by the oxygen plasma oxidation, as the gate insulator layer.
- a gate electrode 941 may be formed on the aluminum oxide layer 931 .
- a source electrode 942 and a drain electrode 943 may be formed on the electron supply layer 922 .
- the semiconductor device illustrated in FIG. 1B may be a HEMT using an aluminum oxide layer 932 formed by the steam oxidation, as the gate insulator layer.
- a GaN channel layer 921 , a AlGaN electron supply layer 922 , and a GaN cap layer 923 may be successively stacked, as nitride semiconductor layers, on a substrate 910 .
- a 2DEG 921 a may be formed in the channel layer 921 in a vicinity of an interface between the channel layer 921 and the electron supply layer 922 .
- an aluminum oxide layer 932 may be formed on the cap layer 923 by the steam oxidation, as the gate insulator layer.
- a gate electrode 941 may be formed on the aluminum oxide layer 932 .
- a source electrode 942 and a drain electrode 943 may be formed on the electron supply layer 922 .
- FIGS. 2 through 5 the HEMT illustrated in FIG. 1A using the aluminum oxide layer 931 formed by the oxygen plasma oxidation will be referred to as a HEMT 1 A, and the HEMT illustrated in FIG. 1B using the aluminum oxide layer 932 formed by the steam oxidation will be referred to as a HEMT 1 B.
- FIG. 2 is a diagram for explaining a O/Ga ratio (ratio of oxygen atoms with respect to gallium atoms) on a GaN surface of the cap layer 923 in the semiconductor device having the structure not formed with the recess.
- the O/Ga ratio is approximately 0.78 for the HEMT 1 A using the aluminum oxide layer 931 formed by the oxygen plasma oxidation.
- the O/Ga ratio is approximately 0.34 for the HEMT 1 B using the aluminum oxide layer 932 formed by the steam oxidation.
- the O/Ga ratio of the HEMT 1 B using the aluminum oxide layer 932 formed by the steam oxidation is lower than the O/Ga ratio of the HEMT 1 A using the aluminum oxide layer 931 formed by the oxygen plasma oxidation.
- a ratio of oxygen atoms with respect to metal atoms included in the nitride semiconductor layer, in a vicinity of an interface between the nitride semiconductor layer and the insulator layer, may be 0.4 or lower for the HEMT 1 B.
- FIG. 3 is a diagram for explaining a threshold variation of the gate electrode 941 of the semiconductor device having the structure not formed with the recess.
- the threshold variation is approximately 1.9 V for the HEMT 1 A using the aluminum oxide layer 931 formed by the oxygen plasma oxidation.
- the threshold variation is approximately 0.25 V for the HEMT 1 B using the aluminum oxide layer 932 formed by the steam oxidation.
- the threshold variation of the HEMT 1 B using the aluminum oxide layer 932 formed by the steam oxidation is lower than the threshold variation of the HEMT 1 A using the aluminum oxide layer 931 formed by the oxygen plasma oxidation.
- FIG. 4 is a diagram for explaining a density of an insulator layer in the semiconductor device having the structure not formed with the recess.
- the density is approximately 3.3 g/cm 3 for the HEMT 1 A using the aluminum oxide layer 931 formed by the oxygen plasma oxidation.
- the density is approximately 2.9 g/cm 3 for the HEMT 1 B using the aluminum oxide layer 932 formed by the steam oxidation.
- the density of the HEMT 1 B using the aluminum oxide layer 932 formed by the steam oxidation is lower than the density of the HEMT 1 A using the aluminum oxide layer 931 formed by the oxygen plasma oxidation.
- FIG. 5 is a diagram for explaining a drain-source withstand voltage of the semiconductor device having the structure not formed with the recess.
- the withstand voltage is approximately 420 V for the HEMT 1 A using the aluminum oxide layer 931 formed by the oxygen plasma oxidation.
- the withstand voltage is approximately 120 V for the HEMT 1 B using the aluminum oxide layer 932 formed by the steam oxidation.
- the withstand voltage of the HEMT 1 B using the aluminum oxide layer 932 formed by the steam oxidation is lower than the withstand voltage of the HEMT 1 A using the aluminum oxide layer 931 formed by the oxygen plasma oxidation.
- the HEMT 1 B using the aluminum oxide layer 932 formed by the steam oxidation may be more preferable than the HEMT 1 A using the aluminum oxide layer 931 formed by the oxygen plasma oxidation.
- the HEMT 1 A using the aluminum oxide layer 931 formed by the oxygen plasma oxidation may be more preferable than the HEMT 1 B using the aluminum oxide layer 932 formed by the steam oxidation.
- the gate insulator layer may preferably be the aluminum oxide layer 932 formed by the steam oxidation.
- the gate insulator layer may preferably be the aluminum oxide layer 931 formed by the oxygen plasma oxidation.
- the layer formed by the oxidation using Al(CH 3 ) 3 and ozone (O 3 ) as the source gases may be equivalent to the layer formed by the oxidation using Al(CH 3 ) 3 and O 2 as the source gases.
- the layer may be formed by the ALD that carries out the oxidation using Al(CH 3 ) 3 and ozone (O 3 ) as the source gases, in place of the ALD that carries out the oxidation using Al(CH 3 ) 3 and O 2 as the source gases.
- the aluminum hydroxide density in the aluminum oxide formed by the ALD may exist in the aluminum oxide layer.
- the density of the residual aluminum hydroxide may be reduced by a PDA (Post Deposition Anneal) that is carried out after forming the aluminum oxide layer. More particularly, it is known that the density of the residual aluminum hydroxide may be reduced to 2% or less by the PDA.
- FIG. 6 is a diagram for explaining the aluminum hydroxide density and the threshold variation for a case in which a heat treatment is carried out. More particularly, FIG. 6 illustrates a relationship of the aluminum hydroxide density in the aluminum oxide and the threshold variation when an annealing is carried out after forming the aluminum oxide by the ALD.
- the aluminum oxide layer formed by the oxygen plasma oxidation is denoted by a reference numeral 6 A
- the aluminum oxide layer formed by the steam oxidation is denoted by a reference numeral 6 B.
- the density of the residual aluminum hydroxide in the aluminum oxide layer 6 A formed by the oxygen plasma oxidation is slightly lower than that of the aluminum oxide layer 6 B formed by the steam oxidation.
- the threshold variation of the residual aluminum hydroxide in the aluminum oxide layer 6 A formed by the oxygen plasma oxidation is slightly higher than that of the aluminum oxide layer 6 B formed by the steam oxidation.
- the density of the residual aluminum hydroxide and the threshold variation may become small for the aluminum oxide layer 6 A formed by the oxygen plasma oxidation. More particularly, when the annealing temperature is 700° C., the density of the residual aluminum hydroxide may be approximately 3.0%, and the threshold variation may be approximately 2.6 V. Further, when the annealing temperature is 800° C., the density of the residual aluminum hydroxide may be approximately 1.3%, and the threshold variation may be approximately 2.2 V.
- the density of the residual aluminum hydroxide and the threshold variation may become small for the aluminum oxide layer 6 B formed by the steam oxidation. More particularly, when the annealing temperature is 700° C., the density of the residual aluminum hydroxide may be approximately 3.5%, and the threshold variation may be approximately 1.5 V. Further, when the annealing temperature is 800° C., the density of the residual aluminum hydroxide may be approximately 1.5%, and the threshold variation may be approximately 0.4 V.
- the threshold variation for the aluminum oxide layer 6 B formed by the steam oxidation may be made even lower than that for the aluminum oxide layer 6 A formed by the oxygen plasma oxidation.
- the annealing temperature may preferably be in a range of 700° C. or higher and 800° C. or lower, in which range the threshold variation may be 2 V or lower for the aluminum oxide layer 6 B formed by the steam oxidation.
- the density of the residual aluminum hydroxide may be 4% or lower.
- the threshold variation may be 3 V or lower and the density of the residual aluminum hydroxide may be 4% or lower for the aluminum oxide layer 6 A formed by the oxygen plasma oxidation.
- the annealing temperature exceeding 800° C. may be unpreferable in that the nitride semiconductor layer and the like may be affected by the high annealing temperature.
- FIG. 7 is a cross sectional view illustrating a structure of the semiconductor device in the first embodiment.
- a HEMT illustrated in FIG. 7 is an example of the semiconductor device in the first embodiment.
- the HEMT illustrated in FIG. 7 may include nitride semiconductor layers formed on a substrate 10 .
- the nitride semiconductor layers may include a GaN channel layer 21 , a AlGaN electron supply layer 22 , and a GaN cap layer 23 that are successively stacked on the substrate 10 .
- a 2DEG 21 a may be formed in the channel layer 21 in a vicinity of an interface between the channel layer 21 and the electron supply layer 22 .
- the channel layer 21 may also be referred to as a first semiconductor layer
- the electron supply layer 22 may also be referred to as a second semiconductor layer
- the cap layer 23 may also be referred to as a third semiconductor layer.
- an insulator layer 30 may be formed on the cap layer 23 .
- the insulator layer 30 may be formed by aluminum oxide layers including a first insulator layer 31 formed on the cap layer 23 , and a second insulator layer 32 formed on the first insulator layer 31 .
- the first insulator layer 31 may be formed by an aluminum oxide layer that is formed by the steam oxidation.
- the second insulator layer 32 may be formed by an aluminum oxide layer that is formed by the oxygen plasma oxidation.
- a gate electrode 41 may be formed on the insulator layer 30 , and a source electrode 42 and a drain electrode 43 may be formed on the electron supply layer 22 .
- FIG. 7 illustrates a structure in which the insulator layer 30 is formed on the cap layer 23 , however, the insulator layer 30 may be formed on the electron supply layer 22 when no cap layer 23 is formed.
- the semiconductor device in this embodiment is not limited to the HEMT using AlGaN and GaN, and may also be applied to semiconductor devices using other nitride semiconductor materials such as InAlN, InGaAlN, and the like.
- FIGS. 8A , 8 B, 9 A, and 9 B are cross sectional views for explaining the method of fabricating the semiconductor device of the first embodiment.
- nitride semiconductor layers including a buffer layer (not illustrated), the channel layer 21 , the electron supply layer 22 , and the cap layer 23 are successively formed on the substrate 10 by MOVPE (Metal Organic Vapor Phase Epitaxy).
- MOVPE Metal Organic Vapor Phase Epitaxy
- the nitride semiconductor layers may be formed by methods other than the MOVPE, such as MBE (Molecular Beam Epitaxy).
- the substrate 10 may be formed by a silicon substrate, and the buffer layer may be formed by AlN to a thickness of 0.1 ⁇ m.
- the channel layer 21 may be formed by i-GaN to a thickness of 3 ⁇ m
- the electron supply layer 22 may be formed by n-AlGaN to a thickness of 30 nm
- the cap layer 23 may be formed by n-GaN to a thickness of 5 nm.
- the 2DEG 21 a is formed in the channel layer 21 , in a vicinity of the interface between the channel layer 21 and the electron supply layer 22 .
- gases such as trimethylaluminum (TMA) that becomes the Al source, trimethylgallium (TMG) that becomes the Ga source, and ammonia (NH 3 ) that becomes the N source, may be used as the source gases.
- TMA trimethylaluminum
- TMG trimethylgallium
- NH 3 ammonia
- the AlN layer, the GaN layer, and the AlGaN layer, that form the nitride semiconductor layers may be formed by mixing the source gases described above at predetermined ratios depending on the composition of each nitride semiconductor layer.
- a flow rate of the ammonia gas may be 100 ccm to 10 LM
- the pressure within a deposition chamber when forming the nitride semiconductor layer may be 50 Torr to 300 Torr
- the deposition temperature may be 1000° C. to 1200° C.
- the electron supply layer 22 may be formed by n-AlGaN that is doped with Si as the n-type impurity element. More particularly, when forming the electron supply layer 22 , SiH 4 gas may be added to the source gas at a predetermined flow rate, in order to dope the electron supply layer 22 with Si.
- the density of Si doped into the n-AlGaN may be 1 ⁇ 10 18 cm ⁇ 3 to 1 ⁇ 10 20 cm ⁇ 3 , and approximately 5 ⁇ 10 18 cm ⁇ 3 , for example.
- the cap layer 23 may be formed by n-GaN that is doped with Si as the n-type impurity element. More particularly, when forming the cap layer 23 , SiH 4 gas may be added to the source gas at a predetermined flow rate, in order to dope the cap layer 23 with Si.
- the density of Si doped into the n-GaN may be 1 ⁇ 10 18 cm ⁇ 3 to 1 ⁇ 10 20 cm ⁇ 3 , and approximately 5 ⁇ 10 18 cm ⁇ 3 , for example.
- the insulator layer 30 may be formed as the gate insulator layer. More particularly, a transformed or altered layer on the surface of the cap layer 23 may be cleaned by hydrogen peroxide sulfate and hydrofluoric acid, and thereafter cleaned by water. Thereafter, the first insulator layer 31 may be formed on the cap layer 23 by forming the aluminum oxide layer by the steam oxidation using Al(CH 3 ) 3 and H 2 O as the source gases.
- the thickness of the first insulator layer 31 that is formed may be 5 nm to 10 nm, and in this embodiment, the thickness of the first insulator layer 31 may be 5 nm.
- the second insulator layer 32 may be formed on the first insulator layer 31 by forming the aluminum oxide layer by the oxygen plasma oxidation using Al(CH 3 ) 3 and O 2 as the source gases.
- the thickness of the second insulator layer 32 that is formed may be 10 nm to 100 nm, and in this embodiment, the thickness of the second insulator layer 32 may be 35 nm.
- the insulator layer 30 may be formed by the first insulator layer 31 and the second insulator layer 32 . Thereafter, an annealing may be carried out at a temperature of 700° C. to 800° C.
- the source electrode 42 and the drain electrode 43 may be formed as illustrated in FIG. 9A . More particularly, a resist pattern (not illustrated) having openings in regions where the source electrode 42 and the drain electrode 43 are to be formed may be formed on the insulator layer 30 , by coating a photoresist on the insulator layer 30 , exposing the pattern on the photoresist in an exposure apparatus (not illustrated), and developing the exposed pattern. Thereafter, a dry etching, such as a RIE (Reactive Ion Etching) using fluorine gas, chlorine gas, or the like, may be carried out to remove the insulator 30 , the cap layer 23 , and all of or a part of the electron supply layer 22 in regions where no resist pattern is formed.
- RIE Reactive Ion Etching
- the dry etching conditions for the nitride semiconductor may include a chlorine (Cl 2 ) gas flow rate of approximately 30 sccm, a chamber pressure of approximately 2 Pa, and a RF power of 20 W.
- a resist pattern (not illustrated) having openings in regions where the source electrode 42 and the drain electrode 43 are to be formed may be formed on the insulator layer 30 , by coating a photoresist again on the insulator layer 30 , exposing the pattern on the photoresist in the exposure apparatus, and developing the exposed pattern.
- a Ta layer and a Al layer may be formed by vacuum deposition as stacked metal layers, and the stacked metal layers may be dipped in an organic solvent or the like in order to lift off the stacked metal layers formed on the resist pattern together with the resist pattern. Accordingly, the source electrode 42 and the drain electrode 43 may be formed by the remaining stacked metal layers. Thereafter, an annealing process may be carried out at approximately 550° C. in order to form ohmic contacts at the source electrode 42 and the drain electrode 43 .
- the gate electrode 41 may be formed as illustrated in FIG. 9B . More particularly, a lower resist (for example, a product name PMGI manufactured by MicroChem of the U.S.) and an upper resist (for example, a product name PFI32-A8 manufactured by Sumitomo Chemical Co., Ltd. of Japan) may be spin-coated on the insulator layer 30 . Thereafter, the upper resist may be exposed by the exposure apparatus and developed, in order to form an opening having a diameter of approximately 0.8 ⁇ m, for example, in the upper resist. Then, the upper resist may be used as a mask to remove the lower resist exposed within the opening in the upper resist, by a wet etching using alkali liquid developer.
- a lower resist for example, a product name PMGI manufactured by MicroChem of the U.S.
- an upper resist for example, a product name PFI32-A8 manufactured by Sumitomo Chemical Co., Ltd. of Japan
- the upper resist may be used as a mask to remove the lower resist
- a Ni layer and a Au layer may be formed by vacuum deposition as stacked metal layers, and the stacked metal layers may be dipped in an organic solvent or the like in order to lift off the stacked metal layers formed on the resist pattern together with the resist pattern.
- the Ni layer may be formed to a thickness of 10 nm
- the Au layer may be formed to a thickness of 300 nm.
- the gate electrode 41 may be formed by the remaining stacked metal layers.
- FIGS. 10 through 13 are diagrams illustrating characteristics of the HEMTs having the structures illustrated in FIGS. 1A and 1B , and the HEMT in this embodiment having the structure illustrated in FIG. 9B .
- the HEMT in this embodiment will be referred to as a HEMT 7 A.
- the HEMT illustrated in FIG. 1A using the aluminum oxide layer 931 formed by the oxygen plasma oxidation will be referred to as the HEMT 1 A
- the HEMT illustrated in FIG. 1B using the aluminum oxide layer 932 formed by the steam oxidation will be referred to as the HEMT 1 B.
- FIG. 10 is a diagram for explaining a O/Ga ratio on a GaN surface of the semiconductor device of the first embodiment, that is, the HEMT 7 A, together with the O/Ga ratios of the HEMTs 1 A and 1 B.
- the O/Ga ratio for the HEMT 7 A in this embodiment may be approximately 0.34, which is lower than that for the HEMT 1 A, and approximately the same as that for the HEMT 1 B.
- FIG. 11 is a diagram for explaining a threshold variation of the semiconductor of the first embodiment, that is, the HEMT 7 A, together with the threshold variations of the HEMTs 1 A and 1 B.
- the threshold variation for the HEMT 7 A in this embodiment may be approximately 0.2 V, which is lower than that for the HEMT 1 A, and is even lower than that for the HEMT 1 B.
- FIG. 12 is a diagram for explaining a density of an insulator layer in the semiconductor device of the first embodiment, that is, the HEMT 7 A, together with the densities of the HEMTs 1 A and 1 B.
- the density for the HEMT 7 A in this embodiment may be approximately 3.3 g/cm 3 , which is higher than that for the HEMT 1 B, and is approximately the same as that for the HEMT 1 A.
- FIG. 13 is a diagram for explaining a withstand voltage of the semiconductor device of the first embodiment, that is, the HEMT 7 A, together with the withstand voltages of the HEMTs 1 A and 1 B.
- the withstand voltage for the HEMT 7 A in this embodiment may be approximately 410 V, which is higher than that for the HEMT 1 B, and is approximately the same as that for the HEMT 1 A.
- the semiconductor device of the first embodiment may include the advantageous features of both the HEMT 1 A using the aluminum oxide layer 931 formed by the oxygen plasma oxidation, and the HEMT 1 B using the aluminum oxide layer 932 formed by the steam oxidation.
- the semiconductor device of the first embodiment may have the characteristics that are approximately the same as or better than the characteristics of the HEMT 1 B using the aluminum oxide layer 932 formed by the steam oxidation.
- the semiconductor device of the first embodiment may have the characteristics that are approximately the same as the characteristics of the HEMT 1 A using the aluminum oxide layer 931 formed by the oxygen plasma oxidation.
- the semiconductor device in the second embodiment has a gate recess structure.
- semiconductor devices having a gate recess structure different from that of the first embodiment may be fabricated. More particularly, as illustrated in FIGS. 14A and 14B , a semiconductor device having the gate recess structure and using an aluminum oxide layer formed by the oxygen plasma oxidation, as the gate insulator layer, and a semiconductor device having the gate recess structure and using an aluminum oxide layer formed by the steam oxidation, as the gate insulator layer, may be fabricated.
- the semiconductor device illustrated in FIG. 14A may be a HEMT using an aluminum oxide layer 931 formed by the oxygen plasma oxidation, as the gate insulator layer. More particularly, a GaN channel layer 921 , a AlGaN electron supply layer 922 , and a GaN cap layer 923 may be successively stacked, as nitride semiconductor layers, on a substrate 910 . Hence, a 2DEG 921 a may be formed in the channel layer 921 in a vicinity of an interface between the channel layer 921 and the electron supply layer 922 . Thereafter, a gate recess 950 may be formed by removing a part of the nitride semiconductor layers, such as the cap layer 923 and a part of the electron supply layer 922 .
- An aluminum oxide layer 931 may be formed on the gate recess 950 and the cap layer 923 by the oxygen plasma oxidation, as the gate insulator layer.
- a gate electrode 941 may be formed on the aluminum oxide layer 931 .
- a source electrode 942 and a drain electrode 943 may be formed on the electron supply layer 922 .
- the semiconductor device illustrated in FIG. 14B may be a HEMT using an aluminum oxide layer 932 formed by the steam oxidation, as the gate insulator layer. More particularly, a GaN channel layer 921 , a AlGaN electron supply layer 922 , and a GaN cap layer 923 may be successively stacked, as nitride semiconductor layers, on a substrate 910 . Hence, a 2DEG 921 a may be formed in the channel layer 921 in a vicinity of an interface between the channel layer 921 and the electron supply layer 922 .
- a gate recess 950 may be formed by removing a part of the nitride semiconductor layers, such as the cap layer 923 and a part of the electron supply layer 922 .
- An aluminum oxide layer 932 may be formed on the gate recess 950 and the cap layer 923 by the steam oxidation, as the gate insulator layer.
- a gate electrode 941 may be formed on the aluminum oxide layer 932 .
- a source electrode 942 and a drain electrode 943 may be formed on the electron supply layer 922 .
- FIGS. 15 through 18 are diagram illustrating characteristics of the HEMTs having the structures illustrated in FIGS. 14A and 14B .
- the HEMT illustrated in FIG. 14A using the aluminum oxide layer 931 formed by the oxygen plasma oxidation will be referred to as the HEMT 14 A
- the HEMT illustrated in FIG. 14B using the aluminum oxide layer 932 formed by the steam oxidation will be referred to as the HEMT 14 B.
- FIG. 15 is a diagram for explaining a O/(Al+Ga) ratio (ratio of oxygen atoms with respect to aluminum and gallium atoms) on the AlGaN surface of the electron supply layer 922 and the GaN surface of the cap layer 923 of the semiconductor devices having the structure formed with the recess.
- the O/(Al+Ga) ratio for the HEMT 14 A in this embodiment, using the aluminum oxide layer 931 formed by the oxygen plasma oxidation may be approximately 0.78.
- the O/(Al+Ga) ratio for the HEMT 14 B in this embodiment, using the aluminum oxide layer 932 formed by the steam oxidation may be approximately 0.38.
- the O/(Al+Ga) ratio at the GaN surface is lower for the HEMT 14 B using the aluminum oxide layer 932 formed by the steam oxidation than for the HEMT 14 A using the aluminum oxide layer 931 formed by the oxygen plasma oxidation.
- a ratio of oxygen atoms with respect to metal atoms included in the nitride semiconductor layer, in a vicinity of an interface between the nitride semiconductor layer and the insulator layer may be 0.4 or lower for the HEMT 14 B.
- FIG. 16 is a diagram for explaining the threshold variation of the gate electrode 941 of the semiconductor devices having the structure formed with the recess.
- the threshold variation for the HEMT 14 A in this embodiment, using the aluminum oxide layer 931 formed by the oxygen plasma oxidation may be approximately 2 V.
- the threshold variation for the HEMT 14 B in this embodiment, using the aluminum oxide layer 932 formed by the steam oxidation may be approximately 0.3 V. In other words, the threshold variation is lower for the HEMT 14 B using the aluminum oxide layer 932 formed by the steam oxidation than for the HEMT 14 A using the aluminum oxide layer 931 formed by the oxygen plasma oxidation.
- FIG. 17 is a diagram for explaining the density of the insulator layer in the semiconductor devices having the structure formed with the recess.
- the density for the HEMT 14 A in this embodiment, using the aluminum oxide layer 931 formed by the oxygen plasma oxidation, may be approximately 3.3 g/cm 3 .
- the density for the HEMT 14 B in this embodiment, using the aluminum oxide layer 932 formed by the steam oxidation may be approximately 2.9 g/cm 3 .
- the density is lower for the HEMT 14 B using the aluminum oxide layer 932 formed by the steam oxidation than for the HEMT 14 A using the aluminum oxide layer 931 formed by the oxygen plasma oxidation.
- FIG. 18 is a diagram for explaining the drain-source withstand voltage of the semiconductor devices having the structure formed with the recess.
- the withstand voltage for the HEMT 14 A in this embodiment, using the aluminum oxide layer 931 formed by the oxygen plasma oxidation may be approximately 410 V.
- the withstand voltage for the HEMT 14 B in this embodiment, using the aluminum oxide layer 932 formed by the steam oxidation may be approximately 110 V. In other words, the withstand voltage is lower for the HEMT 14 B using the aluminum oxide layer 932 formed by the steam oxidation than for the HEMT 14 A using the aluminum oxide layer 931 formed by the oxygen plasma oxidation.
- the HEMT 14 B using the aluminum oxide layer 932 may be more preferable than the HEMT 14 A using the aluminum oxide layer 931 .
- the HEMT 14 A using the aluminum oxide layer 931 may be more preferable than the HEMT 14 B using the aluminum oxide layer 932 .
- the aluminum oxide layer 932 formed by the steam oxidation may be preferable as the gate insulator layer.
- the aluminum oxide layer 931 formed by the oxygen plasma oxidation may be preferable as the gate insulator layer.
- the HEMTs having the gate recess structure have tendencies similar to those of the HEMTs not having the gate recess structure.
- FIG. 19 is a cross sectional view illustrating a structure of the semiconductor device in the second embodiment.
- a HEMT illustrated in FIG. 19 is an example of the semiconductor device in the second embodiment.
- the HEMT illustrated in FIG. 19 may include nitride semiconductor layers formed on a substrate 10 .
- the nitride semiconductor layers may include a GaN channel layer 21 , a AlGaN electron supply layer 22 , and a GaN cap layer 23 that are successively stacked on the substrate 10 .
- a 2DEG 21 a may be formed in the channel layer 21 in a vicinity of an interface between the channel layer 21 and the electron supply layer 22 .
- the channel layer 21 may also be referred to as a first semiconductor layer
- the electron supply layer 22 may also be referred to as a second semiconductor layer
- the cap layer 23 may also be referred to as a third semiconductor layer.
- a gate recess 150 may be formed by removing a part of the nitride semiconductor layers, such as the cap layer 23 and a part of the electron supply layer 22 .
- the 2DEG 21 a immediately under a region where the gate recess 150 is formed may be eliminated.
- An insulator layer 30 that is an example of the gate insulator layer, may be formed on the exposed electron supply layer 22 and the cap layer 23 , as the gate insulator layer.
- the insulator layer 30 may be formed by aluminum oxide layers including a first insulator layer 31 formed on the exposed electron supply layer 22 and the cap layer 23 , and a second insulator layer 32 formed on the first insulator layer 31 .
- the first insulator layer 31 may be formed by an aluminum oxide layer that is formed by the steam oxidation.
- the second insulator layer 32 may be formed by an aluminum oxide layer that is formed by the oxygen plasma oxidation.
- a gate electrode 41 may be formed on the insulator layer 30 , and a source electrode 42 and a drain electrode 43 may be formed on the electron supply layer 22 .
- FIG. 19 illustrates a structure in which the insulator layer 30 is formed on the cap layer 23 , however, the insulator layer 30 may be formed on the electron supply layer 22 when no cap layer 23 is formed.
- the semiconductor device in this embodiment is not limited to the HEMT using AlGaN and GaN, and may also be applied to semiconductor devices using other nitride semiconductor materials such as InAlN, InGaAlN, and the like.
- FIGS. 20A , 20 B, 21 A, 21 B, and 22 are cross sectional views for explaining the method of fabricating the semiconductor device of the second embodiment.
- nitride semiconductor layers including a buffer layer (not illustrated), the channel layer 21 , the electron supply layer 22 , and the cap layer 23 are successively formed on the substrate 10 by MOVPE.
- the nitride semiconductor layers are epitaxially grown by the MOVPE in this example, the nitride semiconductor layers may be formed by methods other than the MOVPE, such as MBE.
- the substrate 10 may be formed by a silicon substrate, and the buffer layer may be formed by AlN to a thickness of 0.1 ⁇ m.
- the channel layer 21 may be formed by i-GaN to a thickness of 3 ⁇ m
- the electron supply layer 22 may be formed by n-AlGaN to a thickness of 30 nm
- the cap layer 23 may be formed by n-GaN to a thickness of 5 nm.
- the 2DEG 21 a is formed in the channel layer 21 , in a vicinity of the interface between the channel layer 21 and the electron supply layer 22 .
- gases such as trimethylaluminum (TMA) that becomes the Al source, trimethylgallium (TMG) that becomes the Ga source, and ammonia (NH 3 ) that becomes the N source, may be used as the source gases.
- TMA trimethylaluminum
- TMG trimethylgallium
- NH 3 ammonia
- the AlN layer, the GaN layer, and the AlGaN layer, that form the nitride semiconductor layers may be formed by mixing the source gases described above at predetermined ratios depending on the composition of each nitride semiconductor layer.
- a flow rate of the ammonia gas may be 100 ccm to 10 LM
- the pressure within a deposition chamber when forming the nitride semiconductor layer may be 50 Torr to 300 Torr
- the deposition temperature may be 1000° C. to 1200° C.
- the electron supply layer 22 may be formed by n-AlGaN that is doped with Si as the n-type impurity element. More particularly, when forming the electron supply layer 22 , SiH 4 gas may be added to the source gas at a predetermined flow rate, in order to dope the electron supply layer 22 with Si.
- the density of Si doped into the n-AlGaN may be 1 ⁇ 10 18 cm ⁇ 3 to 1 ⁇ 10 20 cm ⁇ 3 , and approximately 5 ⁇ 10 18 cm ⁇ 3 , for example.
- the cap layer 23 may be formed by n-GaN that is doped with Si as the n-type impurity element. More particularly, when forming the cap layer 23 , SiH 4 gas may be added to the source gas at a predetermined flow rate, in order to dope the cap layer 23 with Si.
- the density of Si doped into the n-GaN may be 1 ⁇ 10 18 cm ⁇ 3 to 1 ⁇ 10 20 cm ⁇ 3 , and approximately 5 ⁇ 10 18 cm ⁇ 3 , for example.
- the gate recess 150 may be formed in the cap layer 23 and a part of the electron supply layer 22 . More particularly, a resist pattern (not illustrated) having openings in a region where the gate recess 150 is to be formed may be formed, by coating a photoresist (not illustrated) on the surface of the cap layer 23 , exposing the pattern on the photoresist in an exposure apparatus (not illustrated), and developing the exposed pattern. Thereafter, the cap layer 23 and a part of the electron supply layer 22 in a region where no resist pattern is formed may be removed by RIE or the like. As a result, the gate recess 150 may be formed. Hence, the 2DEG 21 a immediately under a region where the gate recess 150 is formed may be eliminated. Then, the resist pattern is removed by an organic solvent or the like.
- the insulator layer 30 may be formed as the gate insulator layer. More particularly, a transformed layer on the surfaces of the electron supply layer 22 and the cap layer 23 at the location where the gate recess 150 is formed may be cleaned by hydrogen peroxide sulfate and hydrogen fluoride, and thereafter cleaned by water. Thereafter, the first insulator layer 31 may be formed on the electron supply layer 22 and the cap layer 23 at the location where the gate recess 150 is formed, by forming the aluminum oxide layer by the steam oxidation using Al(CH 3 ) 3 and H 2 O as the source gases.
- the thickness of the first insulator layer 31 that is formed may be 5 nm to 10 nm, and in this embodiment, the thickness of the first insulator layer 31 may be 5 nm.
- the second insulator layer 32 may be formed on the first insulator layer 31 by forming the aluminum oxide layer by the oxygen plasma oxidation using Al(CH 3 ) 3 and O 2 as the source gases.
- the thickness of the second insulator layer 32 that is formed may be 10 nm to 100 nm, and in this embodiment, the thickness of the second insulator layer 32 may be 35 nm.
- the insulator layer 30 may be formed by the first insulator layer 31 and the second insulator layer 32 . Thereafter, an annealing may be carried out at a temperature of 700° C. to 800° C.
- the source electrode 42 and the drain electrode 43 may be formed as illustrated in FIG. 21B . More particularly, a resist pattern (not illustrated) having openings in regions where the source electrode 42 and the drain electrode 43 are to be formed may be formed on the insulator layer 30 , by coating a photoresist on the insulator layer 30 , exposing the pattern on the photoresist in an exposure apparatus (not illustrated), and developing the exposed pattern. Thereafter, a dry etching, such as a RIE using fluorine gas, chlorine gas, or the like, may be carried out to remove the insulator 30 , the cap layer 23 , and all of or a part of the electron supply layer 22 in regions where no resist pattern is formed.
- a dry etching such as a RIE using fluorine gas, chlorine gas, or the like
- the dry etching conditions for the nitride semiconductor may include a chlorine (Cl 2 ) gas flow rate of approximately 30 sccm, a chamber pressure of approximately 2 Pa, and a RF power of 20 W.
- a resist pattern (not illustrated) having openings in regions where the source electrode 42 and the drain electrode 43 are to be formed may be formed on the insulator layer 30 , by coating a photoresist again on the insulator layer 30 , exposing the pattern on the photoresist in the exposure apparatus, and developing the exposed pattern.
- a Ta layer and a Al layer may be formed by vacuum deposition as stacked metal layers, and the stacked metal layers may be dipped in an organic solvent or the like in order to lift off the stacked metal layers formed on the resist pattern together with the resist pattern. Accordingly, the source electrode 42 and the drain electrode 43 may be formed by the remaining stacked metal layers. Thereafter, an annealing process may be carried out at approximately 550° C. in order to form ohmic contacts at the source electrode 42 and the drain electrode 43 .
- the gate electrode 41 may be formed as illustrated in FIG. 22 . More particularly, a lower resist (for example, a product name PMGI manufactured by MicroChem of the U.S.) and an upper resist (for example, a product name PFI32-A8 manufactured by Sumitomo Chemical Co., Ltd. of Japan) may be spin-coated on the insulator layer 30 . Thereafter, the upper resist may be exposed by the exposure apparatus and developed, in order to form an opening having a diameter of approximately 0.8 ⁇ m, for example, in the upper resist. Then, the upper resist may be used as a mask to remove the lower resist exposed within the opening in the upper resist, by a wet etching using alkali liquid developer.
- a lower resist for example, a product name PMGI manufactured by MicroChem of the U.S.
- an upper resist for example, a product name PFI32-A8 manufactured by Sumitomo Chemical Co., Ltd. of Japan
- the upper resist may be used as a mask to remove the lower resist exposed
- a Ni layer and a Au layer may be formed by vacuum deposition as stacked metal layers, and the stacked metal layers may be dipped in an organic solvent or the like in order to lift off the stacked metal layers formed on the resist pattern together with the resist pattern.
- the Ni layer may be formed to a thickness of 10 nm
- the Au layer may be formed to a thickness of 300 nm.
- the gate electrode 41 may be formed by the remaining stacked metal layers.
- FIGS. 23 through 26 are diagrams illustrating the characteristics of the semiconductor device (HEMT) having the structure illustrated in FIG. 14A , the characteristics of the semiconductor device (HEMT) having the structure illustrated in FIG. 14B , and the characteristics of the semiconductor device (HEMT) in this embodiment.
- the HEMT in this embodiment will be referred to as the HEMT 19 A.
- the HEMT illustrated in FIG. 14A using the aluminum oxide layer 931 formed by the oxygen plasma oxidation will be referred to as the HEMT 14 A
- the HEMT illustrated in FIG. 14B using the aluminum oxide layer 932 formed by the steam oxidation will be referred to as the HEMT 14 B.
- FIG. 23 is a diagram for explaining the O/(Al+Ga) ratio on the AlGaN surface of the electron supply layer and the GaN surface of the cap layer of the semiconductor devices having the structure formed with the gate recess.
- the O/(Al+Ga) ratio for the HEMT 19 A in this embodiment, using the aluminum oxide layer 931 formed by the oxygen plasma oxidation, may be approximately 0.34.
- This O/(Al+Ga) ratio for the HEMT 19 A in this embodiment is lower than that for the HEMT 14 A using the aluminum oxide layer 931 formed by the oxygen plasma oxidation, and is approximately the same as that for the HEMT 14 B using the aluminum oxide layer 932 formed by the steam oxidation.
- a ratio of oxygen atoms with respect to metal atoms included in the nitride semiconductor layer, in a vicinity of an interface between the nitride semiconductor layer and the insulator layer, may be 0.4 or lower for the HEMTs 14 B and 19 A.
- FIG. 24 is a diagram for explaining the threshold variation of the gate electrode of the semiconductor devices having the structure formed with the gate recess.
- the threshold variation for the HEMT 19 A in this embodiment may be 0.25 V.
- This threshold variation for the HEMT 19 A may be lower than that of the HEMT 14 A using the aluminum oxide layer 931 formed by the oxygen plasma oxidation, and may be even lower than that of the HEMT 14 B using the aluminum oxide layer 932 formed by the steam oxidation.
- FIG. 25 is a diagram for explaining the density of the insulator layer in the semiconductor devices having the structure formed with the gate recess.
- the density for the HEMT 19 A in this embodiment may be approximately 3.3 g/cm 3 .
- This density of the HEMT 19 A may be higher than that of the HEMT 14 B using the aluminum oxide layer 932 formed by the steam oxidation, and may be approximately the same as that of the HEMT 14 A using the aluminum oxide layer 931 formed by the oxygen plasma oxidation.
- FIG. 26 is a diagram for explaining the drain-source withstand voltage of the semiconductor devices having the structure formed with the gate recess.
- the withstand voltage for the HEMT 19 A in this embodiment may be approximately 410 V.
- This withstand voltage of the HEMT 19 A may be higher than that of the HEMT 14 B using the aluminum oxide layer 932 formed by the steam oxidation, and may be approximately the same as that of the HEMT 14 A using the aluminum oxide layer 931 formed by the oxygen plasma oxidation.
- the semiconductor device of the second embodiment may include the advantageous features of both the HEMT 14 A using the aluminum oxide layer 931 formed by the oxygen plasma oxidation, and the HEMT 14 B using the aluminum oxide layer 932 formed by the steam oxidation.
- the semiconductor device of the second embodiment may have characteristics that are approximately the same as or better than the characteristics of the HEMT 14 B using the aluminum oxide layer formed by the steam oxidation.
- the semiconductor device of the second embodiment that is, the HEMT 19 A, may have the characteristics that are approximately the same as than the characteristics of the HEMT 14 A using the aluminum oxide layer formed by the oxygen plasma oxidation.
- This embodiment may include a semiconductor device, a power supply unit, or a high-frequency amplifier.
- the semiconductor device in this embodiment is formed by a discrete package of the semiconductor device in accordance with the first embodiment or the second embodiment.
- a description will be given of the discrete package of the semiconductor device, by referring to FIG. 27 .
- FIG. 27 is a diagram for explaining the semiconductor device in the third embodiment.
- FIG. 27 schematically illustrates the inside of the discrete package of the semiconductor device, and the layout of the electrodes and the like may be different from that illustrated for the first embodiment or the second embodiment described above.
- FIG. 27 illustrates the discrete package of the semiconductor device in accordance with the first embodiment or the second embodiment.
- the semiconductor device fabricated in accordance with the first embodiment or the second embodiment may be cut by dicing or the like, in order to form a semiconductor chip 410 or HEMT using the GaN semiconductor material.
- the semiconductor chip 410 may be fixed on a lead frame 420 by a die-attaching agent 430 such as solder.
- the semiconductor chip 410 corresponds to the semiconductor device in the first embodiment or the second embodiment.
- a gate electrode 411 is connected to a gate lead 421 by a bonding wire 431
- a source electrode 412 is connected to a source lead 422 by a bonding wire 432
- a drain electrode 413 is connected to a detain lead 423 by a bonding wire 433 .
- the bonding wires 431 , 432 , and 433 may be formed by a metal material, such as Al or the like.
- the gate electrode 411 may be a kind of gate electrode pad connected to the gate electrode 41 of the semiconductor device in the first embodiment or the second embodiment.
- the source electrode 412 may be a kind of source electrode pad connected to the source electrode 42 of the semiconductor device in the first embodiment or the second embodiment.
- the drain electrode 413 may be a kind of drain electrode pad connected to the drain electrode 43 of the semiconductor device in the first embodiment or the second embodiment.
- the semiconductor chip 410 may be encapsulated by a mold resin 440 by a transfer mold.
- the discrete package of the semiconductor device, encapsulating the HEMT using the GaN semiconductor may be fabricated.
- the PFC circuit, the power supply unit, and the high-frequency amplifier in this embodiment are a power supply unit or a high-frequency amplifier that may use the semiconductor device in accordance with the first embodiment or the second embodiment.
- the PFC circuit in this embodiment may include the semiconductor device in accordance with the first embodiment or the second embodiment.
- FIG. 28 is a circuit diagram illustrating the PFC circuit in the third embodiment.
- a PFC circuit 450 illustrated in FIG. 28 may include a switching device (or transistor) 451 , a diode 452 , a choking coil 453 , capacitors 454 and 455 , and a diode bridge 456 that are connected to an A.C. power supply (not illustrated).
- the switching device 451 may be formed by the semiconductor device in accordance with the first embodiment or the second embodiment, that is, the HEMT.
- a drain electrode of the switching device 451 , an anode terminal of the diode 452 , and one terminal of the choking coil 453 are connected.
- a source electrode of the switching device 451 , one terminal of the capacitor 454 , and one terminal of the capacitor 455 are connected.
- the other terminal of the capacitor 454 and the other terminal of the choking coil 453 are connected.
- the other terminal of the capacitor 455 and a cathode terminal of the diode 452 are connected, and the A.C. power supply is connected between the two terminals of the capacitor 454 via the diode bridge 456 .
- a D.C. output is obtained from the two terminals of the capacitor 455 .
- the power supply unit in this embodiment may include the semiconductor device in accordance with the first embodiment or the second embodiment.
- FIG. 29 is a circuit diagram illustrating the power supply unit in the third embodiment.
- the power supply unit illustrated in FIG. 29 may include the PFC 450 described above.
- the power supply unit in this embodiment may include a high-voltage primary side circuit 461 , a low-voltage secondary side circuit 462 , and a transformer 463 arranged between the primary side circuit 461 and the secondary side circuit 462 .
- the primary side circuit 461 may include the PFC circuit 450 described above, and an inverter circuit connected between the two terminals of the capacitor 455 within the PFC circuit 450 .
- a full bridge inverter circuit 460 is an example of such an inverter circuit.
- the full bridge inverter circuit 460 may include a plurality of switching devices, and may include four switching devices 464 a , 464 b , 464 c , and 464 f in this example.
- the secondary side circuit 462 may include a plurality of switching devices, and may include three switching devices 46 a , 465 b , and 465 c in this example.
- An A.C. power supply 457 is connected to the diode bridge 456 .
- the semiconductor device in accordance with the first embodiment or the second embodiment may be used for the switching device 451 of the PFC circuit 450 within the primary side circuit 461 .
- the semiconductor device in accordance with the first embodiment or the second embodiment, that is, the HEMT may be used for each of the switching devices 464 a , 464 b , 464 c , and 464 d of the full bridge inverter circuit 460 .
- a FET having a MIS (Metal Insulator Semiconductor) structure using silicon may be used for each of the switching devices 465 a , 465 b , and 465 c of the secondary side circuit 462 .
- the high-frequency amplifier in this embodiment may include the semiconductor device in accordance with the first embodiment or the second embodiment, and may produce a high output.
- FIG. 30 is a diagram illustrating the high-frequency amplifier in the third embodiment.
- the high-frequency amplifier illustrated in FIG. 30 may include a digital predistortion circuit 471 , mixers 472 a and 472 b , a power amplifier 473 , and a directional coupler 474 .
- the digital predistortion circuit 471 may compensate for a non-linear distortion in an input signal.
- the mixer 472 a may mix the input signal compensated of the non-linear distortion, and an A.C. signal.
- the power amplifier 473 may amplify the mixed signal from the mixer 472 a .
- the power amplifier 473 may include the semiconductor device in accordance with the first embodiment or the second embodiment, that is, the HEMT.
- the directional coupler 474 may monitor input and output signals thereof. In FIG. 30 , a switching may performed to mix an output side signal and an A.C. signal in the mixer 472 b and to supply the mixed signal to the digital predistortion circuit 471 .
- the gate insulator layer may be made of a material selected from a group consisting of an oxide, a nitride, and an oxynitride of any one or a combination of aluminum hafnium, silicon, and nickel.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Junction Field-Effect Transistors (AREA)
- Formation Of Insulating Films (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
A method of fabricating a semiconductor device may form a nitride semiconductor layer on a substrate, form a first insulator layer on the nitride semiconductor layer by steam oxidation of ALD, form a second insulator layer on the first insulator layer by oxygen plasma oxidation of ALD, form a gate electrode on the second insulator layer, and form a source and drain electrodes on the nitride semiconductor layer. The nitride semiconductor layer may include a first semiconductor layer on the substrate, and a second semiconductor layer on the first semiconductor layer.
Description
- This application is based upon and claims the benefit of priority of the prior Japanese Patent Application No. 2012-061259, filed on Mar. 16, 2012, the entire contents of which are incorporated herein by reference.
- The embodiments discussed herein are related to a semiconductor device and a method of fabricating the semiconductor device.
- Materials such as GaN, AlN, and InN that are nitride semiconductors, and mixed crystals of such nitride semiconductors, have a relatively wide band gap and may thus be used for high-output electronic devices, short-wavelength light emitting devices, or the like. For example, the nitride semiconductor GaN has a band gap of 3.4 eV, which is wider than the band gap of 1.1 eV for Si, and the band gap of 1.4 eV for GaAs.
- The high-output electronic devices may include a FET (Field Effect Transistor), particularly a HEMT (High Electron Mobility Transistor). The HEMT that uses the nitride semiconductor may be used for a high-output, high-efficient amplifier, a high-power switching device, and the like. Particularly, in the HEMT using a AlGaN electron supply layer and a GaN channel layer, a piezo polarization occurs in AlGaN due to a distortion caused by the difference in lattice constants of AlGaN and GaN, and a high-density 2DEG (Two-Dimensional Electron Gas) is generated. For this reason, this HEMT may operate at a high voltage, and may be used for a high-efficient switching device, and a high-voltage power device employed in electric cars and the like.
- Usually, the 2DEG exists in a region immediately under a gate, even in a state in which no voltage is applied to a gate electrode or the like, and the device that is fabricated becomes a normally-on device. Hence, in general, in order to fabricate a normally-off device, a part of a nitride semiconductor layer in the region where the gate electrode is formed is removed by etching, in order to reduce the distance between a channel and the gate electrode and form a gate recess structure.
- From the point of view of improving characteristics of the device or the like, a gate insulator layer may be formed between the gate electrode and the nitride semiconductor layer. Aluminum oxide (Al2O3) formed by ALD (Atomic Layer Deposition) is suited for such a gate insulator layer, and may be regarded as a promising material for use as the gate insulator layer, because the withstand voltage may be 10 MV/cm to 30 MV/cm and high.
- A field effect compound semiconductor device is proposed in a Japanese Laid-Open Patent Publication No. 2002-359256, for example.
- Residue of impurities originating from a source gas may exist in an aluminum oxide layer that is formed by the ALD. More particularly, in the aluminum oxide layer formed by the ALD, hydroxyl group (OH group) may remain in an aluminum hydroxide (Al(OH)x) state, and the OH group may act as an electron trap. Hence, this electron trap may cause a threshold variation of the gate voltage and prevent the fabrication of the normally-off device.
- On the other hand, the aluminum oxide layer may be formed on the nitride semiconductor layer, such as GaN. However, GaOx may be formed at an interface between the GaN and the aluminum oxide layer, and the GaOx may also act as an electron trap. Accordingly, this electron trap may cause the threshold variation of the gate voltage and similarly prevent the fabrication of the normally-off device.
- When the gate insulator layer is formed on the gate recess structure, the step coverage may become relatively poor. However, in the case of the aluminum oxide layer formed by the ALD, a satisfactory step coverage may be obtained.
- Accordingly, it is an object in one aspect of the embodiment to provide a semiconductor device that uses a nitride semiconductor and may reduce the threshold variation of the gate voltage, and a method of fabricating such semiconductor devices with high uniformity and yield.
- According to one aspect of the present invention, a method of fabricating a semiconductor device may include forming a nitride semiconductor layer on a substrate; forming a first insulator layer on the nitride semiconductor layer by steam oxidation of ALD (Atomic Layer Deposition) using H2O source gas, or by oxidation of ALD using O3 source gas; forming a second insulator layer on the first insulator layer by oxygen plasma oxidation of ALD using O2 source gas; forming a gate electrode on the second insulator layer; and forming a source electrode and a drain electrode on the nitride semiconductor layer, wherein the forming the nitride semiconductor layer includes forming a first semiconductor layer on the substrate, and forming a second semiconductor layer on the first semiconductor layer.
- The object and advantages of the invention will be realized and attained by means of the elements and combinations particularly pointed out in the claims.
- It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory and are not restrictive of the invention, as claimed.
-
FIGS. 1A and 1B are cross sectional views for explaining a semiconductor device having a structure not formed with a recess; -
FIG. 2 is a diagram for explaining a O/Ga ratio on a GaN surface of the semiconductor device having the structure not formed with the recess; -
FIG. 3 is a diagram for explaining a threshold variation of the semiconductor device having the structure not formed with the recess; -
FIG. 4 is a diagram for explaining a density of an insulator layer in the semiconductor device having the structure not formed with the recess; -
FIG. 5 is a diagram for explaining a withstand voltage of the semiconductor device having the structure not formed with the recess; -
FIG. 6 is a diagram for explaining an aluminum hydroxide density and a threshold variation for a case in which a heat treatment is carried out; -
FIG. 7 is a cross sectional view illustrating a structure of the semiconductor device in a first embodiment; -
FIGS. 8A and 8B are cross sectional views for explaining a method of fabricating the semiconductor device of the first embodiment; -
FIGS. 9A and 9B are cross sectional views for explaining the method of fabricating the semiconductor device of the first embodiment; -
FIG. 10 is a diagram for explaining a O/Ga ratio on a GaN surface of the semiconductor device of the first embodiment; -
FIG. 11 is a diagram for explaining a threshold variation of the semiconductor of the first embodiment; -
FIG. 12 is a diagram for explaining a density of an insulator layer in the semiconductor device of the first embodiment; -
FIG. 13 is a diagram for explaining a withstand voltage of the semiconductor device of the first embodiment; -
FIGS. 14A and 14B are cross sectional views for explaining the semiconductor device having a structure formed with a recess; -
FIG. 15 is a diagram for explaining a O/(Al+Ga) ratio on AlGaN and GaN surfaces of the semiconductor devices having the structure formed with the recess; -
FIG. 16 is a diagram for explaining the threshold variation of the semiconductor devices having the structure formed with the recess; -
FIG. 17 is a diagram for explaining the density of the insulator layer in the semiconductor devices having the structure formed with the recess; -
FIG. 18 is a diagram for explaining the withstand voltage of the semiconductor devices having the structure formed with the recess; -
FIG. 19 is a cross sectional view illustrating the structure of the semiconductor device in a second embodiment; -
FIGS. 20A and 20B are cross sectional views for explaining the method of fabricating the semiconductor device in the second embodiment; -
FIGS. 21A and 21B are cross sectional views for explaining the method of fabricating the semiconductor device in the second embodiment; -
FIG. 22 is a cross sectional view for explaining the method of fabricating the semiconductor device in the second embodiment; -
FIG. 23 is a diagram for explaining the O/(Al+Ga) ratio on the AlGaN and GaN surfaces of the semiconductor device in the second embodiment; -
FIG. 24 is a diagram for explaining the threshold variation of the semiconductor device in the second embodiment; -
FIG. 25 is a diagram for explaining the density of the insulator layer in the semiconductor device in the second embodiment; -
FIG. 26 is a diagram for explaining the withstand voltage of the semiconductor device in the second embodiment; -
FIG. 27 is a diagram for explaining the semiconductor device in a third embodiment; -
FIG. 28 is a circuit diagram illustrating a PFC circuit in the third embodiment; -
FIG. 29 is a circuit diagram illustrating a power supply unit in the third embodiment; and -
FIG. 30 is a diagram illustrating a high-frequency amplifier in the third embodiment. - Preferred embodiments of the present invention will be described with reference to the accompanying drawings.
- A description will now be given of the semiconductor device and the method of fabricating the semiconductor device in each embodiment according to the present invention. In the following description, those parts that are the same are designated by the same reference numerals, and a description thereof will be omitted.
- (Characteristics of Aluminum Oxide Layer Formed by ALD)
- An aluminum oxide (Al2O3) layer may be formed by the ALD according to a first method or a second method. The first method employs steam oxidation to form the aluminum oxide layer using trimethylaluminum (Al(CH3)3) and H2O as source gases. The second method employs oxygen plasma oxidation to form the aluminum oxide layer using Al(CH3)3 and O2 as source gases. In the ALD, the steam oxidation forms the layer without generating plasma, while the oxygen plasma oxidation forms the layer by generating plasma by oxygen (O2) or ozone (O3).
- As illustrated in
FIGS. 1A and 1B , a semiconductor device using an aluminum oxide layer formed by the oxygen plasma oxidation, as the gate insulator layer, and a semiconductor device using an aluminum oxide layer formed by the steam oxidation, as the gate insulator layer, may be fabricated. - The semiconductor device illustrated in
FIG. 1A may be a HEMT using analuminum oxide layer 931 formed by the oxygen plasma oxidation, as the gate insulator layer. More particularly, aGaN channel layer 921, a AlGaNelectron supply layer 922, and aGaN cap layer 923 may be successively stacked, as nitride semiconductor layers, on asubstrate 910. Hence, a 2DEG 921 a may be formed in thechannel layer 921 in a vicinity of an interface between thechannel layer 921 and theelectron supply layer 922. In addition, analuminum oxide layer 931 may be formed on thecap layer 923 by the oxygen plasma oxidation, as the gate insulator layer. Agate electrode 941 may be formed on thealuminum oxide layer 931. Asource electrode 942 and adrain electrode 943 may be formed on theelectron supply layer 922. - On the other hand, the semiconductor device illustrated in
FIG. 1B may be a HEMT using analuminum oxide layer 932 formed by the steam oxidation, as the gate insulator layer. More particularly, aGaN channel layer 921, a AlGaNelectron supply layer 922, and aGaN cap layer 923 may be successively stacked, as nitride semiconductor layers, on asubstrate 910. Hence, a 2DEG 921 a may be formed in thechannel layer 921 in a vicinity of an interface between thechannel layer 921 and theelectron supply layer 922. In addition, analuminum oxide layer 932 may be formed on thecap layer 923 by the steam oxidation, as the gate insulator layer. Agate electrode 941 may be formed on thealuminum oxide layer 932. Asource electrode 942 and adrain electrode 943 may be formed on theelectron supply layer 922. - Next, a description will be given of the characteristics of the HEMT having the structure illustrated in
FIG. 1A and the HEMT having the structure illustrated inFIG. 1B , by referring toFIGS. 2 through 5 . InFIGS. 2 through 5 , the HEMT illustrated inFIG. 1A using thealuminum oxide layer 931 formed by the oxygen plasma oxidation will be referred to as aHEMT 1A, and the HEMT illustrated inFIG. 1B using thealuminum oxide layer 932 formed by the steam oxidation will be referred to as aHEMT 1B. -
FIG. 2 is a diagram for explaining a O/Ga ratio (ratio of oxygen atoms with respect to gallium atoms) on a GaN surface of thecap layer 923 in the semiconductor device having the structure not formed with the recess. The O/Ga ratio is approximately 0.78 for theHEMT 1A using thealuminum oxide layer 931 formed by the oxygen plasma oxidation. On the other hand, the O/Ga ratio is approximately 0.34 for theHEMT 1B using thealuminum oxide layer 932 formed by the steam oxidation. Hence, the O/Ga ratio of theHEMT 1B using thealuminum oxide layer 932 formed by the steam oxidation is lower than the O/Ga ratio of theHEMT 1A using thealuminum oxide layer 931 formed by the oxygen plasma oxidation. In other words, a ratio of oxygen atoms with respect to metal atoms included in the nitride semiconductor layer, in a vicinity of an interface between the nitride semiconductor layer and the insulator layer, may be 0.4 or lower for theHEMT 1B. -
FIG. 3 is a diagram for explaining a threshold variation of thegate electrode 941 of the semiconductor device having the structure not formed with the recess. The threshold variation is approximately 1.9 V for theHEMT 1A using thealuminum oxide layer 931 formed by the oxygen plasma oxidation. On the other hand, the threshold variation is approximately 0.25 V for theHEMT 1B using thealuminum oxide layer 932 formed by the steam oxidation. Hence, the threshold variation of theHEMT 1B using thealuminum oxide layer 932 formed by the steam oxidation is lower than the threshold variation of theHEMT 1A using thealuminum oxide layer 931 formed by the oxygen plasma oxidation. -
FIG. 4 is a diagram for explaining a density of an insulator layer in the semiconductor device having the structure not formed with the recess. The density is approximately 3.3 g/cm3 for theHEMT 1A using thealuminum oxide layer 931 formed by the oxygen plasma oxidation. On the other hand, the density is approximately 2.9 g/cm3 for theHEMT 1B using thealuminum oxide layer 932 formed by the steam oxidation. Hence, the density of theHEMT 1B using thealuminum oxide layer 932 formed by the steam oxidation is lower than the density of theHEMT 1A using thealuminum oxide layer 931 formed by the oxygen plasma oxidation. -
FIG. 5 is a diagram for explaining a drain-source withstand voltage of the semiconductor device having the structure not formed with the recess. The withstand voltage is approximately 420 V for theHEMT 1A using thealuminum oxide layer 931 formed by the oxygen plasma oxidation. On the other hand, the withstand voltage is approximately 120 V for theHEMT 1B using thealuminum oxide layer 932 formed by the steam oxidation. Hence, the withstand voltage of theHEMT 1B using thealuminum oxide layer 932 formed by the steam oxidation is lower than the withstand voltage of theHEMT 1A using thealuminum oxide layer 931 formed by the oxygen plasma oxidation. - Accordingly, from the point of view of the O/Ga ratio at the GaN surface of the
cap layer 923 and the threshold variation of thegate electrode 941, theHEMT 1B using thealuminum oxide layer 932 formed by the steam oxidation may be more preferable than theHEMT 1A using thealuminum oxide layer 931 formed by the oxygen plasma oxidation. On the other hand, from the point of view of the density of the gate insulator layer and the drain-source withstand voltage, theHEMT 1A using thealuminum oxide layer 931 formed by the oxygen plasma oxidation may be more preferable than theHEMT 1B using thealuminum oxide layer 932 formed by the steam oxidation. - In other words, from the point of view of the O/Ga ratio at the GaN surface and the threshold variation, the gate insulator layer may preferably be the
aluminum oxide layer 932 formed by the steam oxidation. On the other hand, from the point of view of the density and the withstand voltage, the gate insulator layer may preferably be thealuminum oxide layer 931 formed by the oxygen plasma oxidation. The layer formed by the oxidation using Al(CH3)3 and ozone (O3) as the source gases may be equivalent to the layer formed by the oxidation using Al(CH3)3 and O2 as the source gases. Hence, the layer may be formed by the ALD that carries out the oxidation using Al(CH3)3 and ozone (O3) as the source gases, in place of the ALD that carries out the oxidation using Al(CH3)3 and O2 as the source gases. - (Aluminum Hydroxide Density in Aluminum Oxide)
- Next, a description will be given of the aluminum hydroxide density in the aluminum oxide formed by the ALD. Immediately after the aluminum oxide layer is formed by the steam oxidation or the oxygen plasma oxidation, residual aluminum hydroxide (Al(OH)x) may exist in the aluminum oxide layer. However, the density of the residual aluminum hydroxide may be reduced by a PDA (Post Deposition Anneal) that is carried out after forming the aluminum oxide layer. More particularly, it is known that the density of the residual aluminum hydroxide may be reduced to 2% or less by the PDA.
-
FIG. 6 is a diagram for explaining the aluminum hydroxide density and the threshold variation for a case in which a heat treatment is carried out. More particularly,FIG. 6 illustrates a relationship of the aluminum hydroxide density in the aluminum oxide and the threshold variation when an annealing is carried out after forming the aluminum oxide by the ALD. InFIG. 6 , the aluminum oxide layer formed by the oxygen plasma oxidation is denoted by areference numeral 6A, and the aluminum oxide layer formed by the steam oxidation is denoted by a reference numeral 6B. - Immediately after the aluminum oxide layer is formed, the density of the residual aluminum hydroxide in the
aluminum oxide layer 6A formed by the oxygen plasma oxidation is slightly lower than that of the aluminum oxide layer 6B formed by the steam oxidation. On the other hand, the threshold variation of the residual aluminum hydroxide in thealuminum oxide layer 6A formed by the oxygen plasma oxidation is slightly higher than that of the aluminum oxide layer 6B formed by the steam oxidation. - By carrying out the annealing immediately after the aluminum oxide layer is formed, the density of the residual aluminum hydroxide and the threshold variation may become small for the
aluminum oxide layer 6A formed by the oxygen plasma oxidation. More particularly, when the annealing temperature is 700° C., the density of the residual aluminum hydroxide may be approximately 3.0%, and the threshold variation may be approximately 2.6 V. Further, when the annealing temperature is 800° C., the density of the residual aluminum hydroxide may be approximately 1.3%, and the threshold variation may be approximately 2.2 V. - Similarly, by carrying out the annealing immediately after the aluminum oxide layer is formed, the density of the residual aluminum hydroxide and the threshold variation may become small for the aluminum oxide layer 6B formed by the steam oxidation. More particularly, when the annealing temperature is 700° C., the density of the residual aluminum hydroxide may be approximately 3.5%, and the threshold variation may be approximately 1.5 V. Further, when the annealing temperature is 800° C., the density of the residual aluminum hydroxide may be approximately 1.5%, and the threshold variation may be approximately 0.4 V.
- Accordingly, by carrying out the annealing, the threshold variation for the aluminum oxide layer 6B formed by the steam oxidation may be made even lower than that for the
aluminum oxide layer 6A formed by the oxygen plasma oxidation. Based onFIG. 6 , the annealing temperature may preferably be in a range of 700° C. or higher and 800° C. or lower, in which range the threshold variation may be 2 V or lower for the aluminum oxide layer 6B formed by the steam oxidation. In this case, the density of the residual aluminum hydroxide may be 4% or lower. In addition, at this annealing temperature range, the threshold variation may be 3 V or lower and the density of the residual aluminum hydroxide may be 4% or lower for thealuminum oxide layer 6A formed by the oxygen plasma oxidation. The annealing temperature exceeding 800° C. may be unpreferable in that the nitride semiconductor layer and the like may be affected by the high annealing temperature. - (Semiconductor Device)
- Next, a description will be given of the semiconductor device in a first embodiment, by referring to
FIG. 7 .FIG. 7 is a cross sectional view illustrating a structure of the semiconductor device in the first embodiment. A HEMT illustrated inFIG. 7 is an example of the semiconductor device in the first embodiment. The HEMT illustrated inFIG. 7 may include nitride semiconductor layers formed on asubstrate 10. The nitride semiconductor layers may include aGaN channel layer 21, a AlGaNelectron supply layer 22, and aGaN cap layer 23 that are successively stacked on thesubstrate 10. A 2DEG 21 a may be formed in thechannel layer 21 in a vicinity of an interface between thechannel layer 21 and theelectron supply layer 22. In this embodiment, thechannel layer 21 may also be referred to as a first semiconductor layer, theelectron supply layer 22 may also be referred to as a second semiconductor layer, and thecap layer 23 may also be referred to as a third semiconductor layer. - In this embodiment, an
insulator layer 30, that is an example of the gate insulator layer, may be formed on thecap layer 23. Theinsulator layer 30 may be formed by aluminum oxide layers including afirst insulator layer 31 formed on thecap layer 23, and asecond insulator layer 32 formed on thefirst insulator layer 31. Thefirst insulator layer 31 may be formed by an aluminum oxide layer that is formed by the steam oxidation. Thesecond insulator layer 32 may be formed by an aluminum oxide layer that is formed by the oxygen plasma oxidation. Agate electrode 41 may be formed on theinsulator layer 30, and asource electrode 42 and adrain electrode 43 may be formed on theelectron supply layer 22.FIG. 7 illustrates a structure in which theinsulator layer 30 is formed on thecap layer 23, however, theinsulator layer 30 may be formed on theelectron supply layer 22 when nocap layer 23 is formed. - The semiconductor device in this embodiment is not limited to the HEMT using AlGaN and GaN, and may also be applied to semiconductor devices using other nitride semiconductor materials such as InAlN, InGaAlN, and the like.
- (Method of Fabricating Semiconductor Device)
- Next, a description will be given of a method of fabricating the semiconductor device in this embodiment, by referring to
FIGS. 8A through 9B .FIGS. 8A , 8B, 9A, and 9B are cross sectional views for explaining the method of fabricating the semiconductor device of the first embodiment. - First, as illustrated in
FIG. 8A , nitride semiconductor layers including a buffer layer (not illustrated), thechannel layer 21, theelectron supply layer 22, and thecap layer 23 are successively formed on thesubstrate 10 by MOVPE (Metal Organic Vapor Phase Epitaxy). Although the nitride semiconductor layers are epitaxially grown by the MOVPE in this example, the nitride semiconductor layers may be formed by methods other than the MOVPE, such as MBE (Molecular Beam Epitaxy). Thesubstrate 10 may be formed by a silicon substrate, and the buffer layer may be formed by AlN to a thickness of 0.1 μm. Thechannel layer 21 may be formed by i-GaN to a thickness of 3 μm, theelectron supply layer 22 may be formed by n-AlGaN to a thickness of 30 nm, and thecap layer 23 may be formed by n-GaN to a thickness of 5 nm. Hence, the 2DEG 21 a is formed in thechannel layer 21, in a vicinity of the interface between thechannel layer 21 and theelectron supply layer 22. - In this embodiment, when forming the AlN, GaN, and AlGaN by the MOVPE, gases such as trimethylaluminum (TMA) that becomes the Al source, trimethylgallium (TMG) that becomes the Ga source, and ammonia (NH3) that becomes the N source, may be used as the source gases. The AlN layer, the GaN layer, and the AlGaN layer, that form the nitride semiconductor layers, may be formed by mixing the source gases described above at predetermined ratios depending on the composition of each nitride semiconductor layer. When forming the nitride semiconductor layer of the semiconductor device in this embodiment by the MOVPE, a flow rate of the ammonia gas may be 100 ccm to 10 LM, the pressure within a deposition chamber when forming the nitride semiconductor layer may be 50 Torr to 300 Torr, and the deposition temperature may be 1000° C. to 1200° C.
- The
electron supply layer 22 may be formed by n-AlGaN that is doped with Si as the n-type impurity element. More particularly, when forming theelectron supply layer 22, SiH4 gas may be added to the source gas at a predetermined flow rate, in order to dope theelectron supply layer 22 with Si. The density of Si doped into the n-AlGaN may be 1×1018 cm−3 to 1×1020 cm−3, and approximately 5×1018 cm−3, for example. - In addition, the
cap layer 23 may be formed by n-GaN that is doped with Si as the n-type impurity element. More particularly, when forming thecap layer 23, SiH4 gas may be added to the source gas at a predetermined flow rate, in order to dope thecap layer 23 with Si. The density of Si doped into the n-GaN may be 1×1018 cm−3 to 1×1020 cm−3, and approximately 5×1018 cm−3, for example. - Next, as illustrated in
FIG. 8B , theinsulator layer 30 may be formed as the gate insulator layer. More particularly, a transformed or altered layer on the surface of thecap layer 23 may be cleaned by hydrogen peroxide sulfate and hydrofluoric acid, and thereafter cleaned by water. Thereafter, thefirst insulator layer 31 may be formed on thecap layer 23 by forming the aluminum oxide layer by the steam oxidation using Al(CH3)3 and H2O as the source gases. The thickness of thefirst insulator layer 31 that is formed may be 5 nm to 10 nm, and in this embodiment, the thickness of thefirst insulator layer 31 may be 5 nm. Next, thesecond insulator layer 32 may be formed on thefirst insulator layer 31 by forming the aluminum oxide layer by the oxygen plasma oxidation using Al(CH3)3 and O2 as the source gases. The thickness of thesecond insulator layer 32 that is formed may be 10 nm to 100 nm, and in this embodiment, the thickness of thesecond insulator layer 32 may be 35 nm. Hence, theinsulator layer 30 may be formed by thefirst insulator layer 31 and thesecond insulator layer 32. Thereafter, an annealing may be carried out at a temperature of 700° C. to 800° C. - Next, the
source electrode 42 and thedrain electrode 43 may be formed as illustrated inFIG. 9A . More particularly, a resist pattern (not illustrated) having openings in regions where thesource electrode 42 and thedrain electrode 43 are to be formed may be formed on theinsulator layer 30, by coating a photoresist on theinsulator layer 30, exposing the pattern on the photoresist in an exposure apparatus (not illustrated), and developing the exposed pattern. Thereafter, a dry etching, such as a RIE (Reactive Ion Etching) using fluorine gas, chlorine gas, or the like, may be carried out to remove theinsulator 30, thecap layer 23, and all of or a part of theelectron supply layer 22 in regions where no resist pattern is formed. The dry etching conditions for the nitride semiconductor may include a chlorine (Cl2) gas flow rate of approximately 30 sccm, a chamber pressure of approximately 2 Pa, and a RF power of 20 W. Then, after removing the resist pattern, a resist pattern (not illustrated) having openings in regions where thesource electrode 42 and thedrain electrode 43 are to be formed may be formed on theinsulator layer 30, by coating a photoresist again on theinsulator layer 30, exposing the pattern on the photoresist in the exposure apparatus, and developing the exposed pattern. Thereafter, a Ta layer and a Al layer may be formed by vacuum deposition as stacked metal layers, and the stacked metal layers may be dipped in an organic solvent or the like in order to lift off the stacked metal layers formed on the resist pattern together with the resist pattern. Accordingly, thesource electrode 42 and thedrain electrode 43 may be formed by the remaining stacked metal layers. Thereafter, an annealing process may be carried out at approximately 550° C. in order to form ohmic contacts at thesource electrode 42 and thedrain electrode 43. - Next, the
gate electrode 41 may be formed as illustrated inFIG. 9B . More particularly, a lower resist (for example, a product name PMGI manufactured by MicroChem of the U.S.) and an upper resist (for example, a product name PFI32-A8 manufactured by Sumitomo Chemical Co., Ltd. of Japan) may be spin-coated on theinsulator layer 30. Thereafter, the upper resist may be exposed by the exposure apparatus and developed, in order to form an opening having a diameter of approximately 0.8 μm, for example, in the upper resist. Then, the upper resist may be used as a mask to remove the lower resist exposed within the opening in the upper resist, by a wet etching using alkali liquid developer. Next, a Ni layer and a Au layer may be formed by vacuum deposition as stacked metal layers, and the stacked metal layers may be dipped in an organic solvent or the like in order to lift off the stacked metal layers formed on the resist pattern together with the resist pattern. For example, the Ni layer may be formed to a thickness of 10 nm, and the Au layer may be formed to a thickness of 300 nm. Accordingly, thegate electrode 41 may be formed by the remaining stacked metal layers. - (Characteristics of Semiconductor Device in Embodiment)
-
FIGS. 10 through 13 are diagrams illustrating characteristics of the HEMTs having the structures illustrated inFIGS. 1A and 1B , and the HEMT in this embodiment having the structure illustrated inFIG. 9B . InFIGS. 10 through 13 , the HEMT in this embodiment will be referred to as aHEMT 7A. In addition, as described above, the HEMT illustrated inFIG. 1A using thealuminum oxide layer 931 formed by the oxygen plasma oxidation will be referred to as theHEMT 1A, and the HEMT illustrated inFIG. 1B using thealuminum oxide layer 932 formed by the steam oxidation will be referred to as theHEMT 1B. -
FIG. 10 is a diagram for explaining a O/Ga ratio on a GaN surface of the semiconductor device of the first embodiment, that is, theHEMT 7A, together with the O/Ga ratios of theHEMTs HEMT 7A in this embodiment may be approximately 0.34, which is lower than that for theHEMT 1A, and approximately the same as that for theHEMT 1B. -
FIG. 11 is a diagram for explaining a threshold variation of the semiconductor of the first embodiment, that is, theHEMT 7A, together with the threshold variations of theHEMTs HEMT 7A in this embodiment may be approximately 0.2 V, which is lower than that for theHEMT 1A, and is even lower than that for theHEMT 1B. -
FIG. 12 is a diagram for explaining a density of an insulator layer in the semiconductor device of the first embodiment, that is, theHEMT 7A, together with the densities of theHEMTs HEMT 7A in this embodiment may be approximately 3.3 g/cm3, which is higher than that for theHEMT 1B, and is approximately the same as that for theHEMT 1A. -
FIG. 13 is a diagram for explaining a withstand voltage of the semiconductor device of the first embodiment, that is, theHEMT 7A, together with the withstand voltages of theHEMTs HEMT 7A in this embodiment may be approximately 410 V, which is higher than that for theHEMT 1B, and is approximately the same as that for theHEMT 1A. - Accordingly, the semiconductor device of the first embodiment, that is, the
HEMT 7A, may include the advantageous features of both theHEMT 1A using thealuminum oxide layer 931 formed by the oxygen plasma oxidation, and theHEMT 1B using thealuminum oxide layer 932 formed by the steam oxidation. - In other words, from the point of view of the O/Ga ratio at the GaN surface and the threshold variation of the gate electrode, the semiconductor device of the first embodiment, that is, the
HEMT 7A, may have the characteristics that are approximately the same as or better than the characteristics of theHEMT 1B using thealuminum oxide layer 932 formed by the steam oxidation. On the other hand, from the point of view of the density of the insulator layer and the drain-source withstand voltage, the semiconductor device of the first embodiment, that is, theHEMT 7A, may have the characteristics that are approximately the same as the characteristics of theHEMT 1A using thealuminum oxide layer 931 formed by the oxygen plasma oxidation. - Next, a description will be given of a second embodiment. The semiconductor device in the second embodiment has a gate recess structure.
- (Characteristics of Aluminum Oxide Formed by ALD)
- First, semiconductor devices having a gate recess structure different from that of the first embodiment may be fabricated. More particularly, as illustrated in
FIGS. 14A and 14B , a semiconductor device having the gate recess structure and using an aluminum oxide layer formed by the oxygen plasma oxidation, as the gate insulator layer, and a semiconductor device having the gate recess structure and using an aluminum oxide layer formed by the steam oxidation, as the gate insulator layer, may be fabricated. - The semiconductor device illustrated in
FIG. 14A may be a HEMT using analuminum oxide layer 931 formed by the oxygen plasma oxidation, as the gate insulator layer. More particularly, aGaN channel layer 921, a AlGaNelectron supply layer 922, and aGaN cap layer 923 may be successively stacked, as nitride semiconductor layers, on asubstrate 910. Hence, a 2DEG 921 a may be formed in thechannel layer 921 in a vicinity of an interface between thechannel layer 921 and theelectron supply layer 922. Thereafter, agate recess 950 may be formed by removing a part of the nitride semiconductor layers, such as thecap layer 923 and a part of theelectron supply layer 922. Analuminum oxide layer 931 may be formed on thegate recess 950 and thecap layer 923 by the oxygen plasma oxidation, as the gate insulator layer. Agate electrode 941 may be formed on thealuminum oxide layer 931. Asource electrode 942 and adrain electrode 943 may be formed on theelectron supply layer 922. - On the other hand, the semiconductor device illustrated in
FIG. 14B may be a HEMT using analuminum oxide layer 932 formed by the steam oxidation, as the gate insulator layer. More particularly, aGaN channel layer 921, a AlGaNelectron supply layer 922, and aGaN cap layer 923 may be successively stacked, as nitride semiconductor layers, on asubstrate 910. Hence, a 2DEG 921 a may be formed in thechannel layer 921 in a vicinity of an interface between thechannel layer 921 and theelectron supply layer 922. Thereafter, agate recess 950 may be formed by removing a part of the nitride semiconductor layers, such as thecap layer 923 and a part of theelectron supply layer 922. Analuminum oxide layer 932 may be formed on thegate recess 950 and thecap layer 923 by the steam oxidation, as the gate insulator layer. Agate electrode 941 may be formed on thealuminum oxide layer 932. Asource electrode 942 and adrain electrode 943 may be formed on theelectron supply layer 922. -
FIGS. 15 through 18 are diagram illustrating characteristics of the HEMTs having the structures illustrated inFIGS. 14A and 14B . InFIGS. 15 through 18 , the HEMT illustrated inFIG. 14A using thealuminum oxide layer 931 formed by the oxygen plasma oxidation will be referred to as theHEMT 14A, and the HEMT illustrated inFIG. 14B using thealuminum oxide layer 932 formed by the steam oxidation will be referred to as theHEMT 14B. -
FIG. 15 is a diagram for explaining a O/(Al+Ga) ratio (ratio of oxygen atoms with respect to aluminum and gallium atoms) on the AlGaN surface of theelectron supply layer 922 and the GaN surface of thecap layer 923 of the semiconductor devices having the structure formed with the recess. The O/(Al+Ga) ratio for theHEMT 14A in this embodiment, using thealuminum oxide layer 931 formed by the oxygen plasma oxidation, may be approximately 0.78. On the other hand, the O/(Al+Ga) ratio for theHEMT 14B in this embodiment, using thealuminum oxide layer 932 formed by the steam oxidation, may be approximately 0.38. In other words, the O/(Al+Ga) ratio at the GaN surface is lower for theHEMT 14B using thealuminum oxide layer 932 formed by the steam oxidation than for theHEMT 14A using thealuminum oxide layer 931 formed by the oxygen plasma oxidation. Hence, a ratio of oxygen atoms with respect to metal atoms included in the nitride semiconductor layer, in a vicinity of an interface between the nitride semiconductor layer and the insulator layer, may be 0.4 or lower for theHEMT 14B. -
FIG. 16 is a diagram for explaining the threshold variation of thegate electrode 941 of the semiconductor devices having the structure formed with the recess. The threshold variation for theHEMT 14A in this embodiment, using thealuminum oxide layer 931 formed by the oxygen plasma oxidation, may be approximately 2 V. On the other hand, the threshold variation for theHEMT 14B in this embodiment, using thealuminum oxide layer 932 formed by the steam oxidation, may be approximately 0.3 V. In other words, the threshold variation is lower for theHEMT 14B using thealuminum oxide layer 932 formed by the steam oxidation than for theHEMT 14A using thealuminum oxide layer 931 formed by the oxygen plasma oxidation. -
FIG. 17 is a diagram for explaining the density of the insulator layer in the semiconductor devices having the structure formed with the recess. The density for theHEMT 14A in this embodiment, using thealuminum oxide layer 931 formed by the oxygen plasma oxidation, may be approximately 3.3 g/cm3. On the other hand, the density for theHEMT 14B in this embodiment, using thealuminum oxide layer 932 formed by the steam oxidation, may be approximately 2.9 g/cm3. In other words, the density is lower for theHEMT 14B using thealuminum oxide layer 932 formed by the steam oxidation than for theHEMT 14A using thealuminum oxide layer 931 formed by the oxygen plasma oxidation. -
FIG. 18 is a diagram for explaining the drain-source withstand voltage of the semiconductor devices having the structure formed with the recess. The withstand voltage for theHEMT 14A in this embodiment, using thealuminum oxide layer 931 formed by the oxygen plasma oxidation, may be approximately 410 V. On the other hand, the withstand voltage for theHEMT 14B in this embodiment, using thealuminum oxide layer 932 formed by the steam oxidation, may be approximately 110 V. In other words, the withstand voltage is lower for theHEMT 14B using thealuminum oxide layer 932 formed by the steam oxidation than for theHEMT 14A using thealuminum oxide layer 931 formed by the oxygen plasma oxidation. - Accordingly, from the point of view of the O/(Al+Ga) ratio at the surface and the threshold variation of the gate electrode, the
HEMT 14B using thealuminum oxide layer 932 may be more preferable than theHEMT 14A using thealuminum oxide layer 931. On the other hand, from the point of view of the density of the insulator layer and the drain-source withstand voltage, theHEMT 14A using thealuminum oxide layer 931 may be more preferable than theHEMT 14B using thealuminum oxide layer 932. - In other words, from the point of view of the O/(Al+Ga) ratio at the surface and the threshold variation of the gate electrode, the
aluminum oxide layer 932 formed by the steam oxidation may be preferable as the gate insulator layer. On the other hand, from the point of view of the density of the insulator layer and the drain-source withstand voltage, thealuminum oxide layer 931 formed by the oxygen plasma oxidation may be preferable as the gate insulator layer. - Hence, although slight differences exist, the HEMTs having the gate recess structure have tendencies similar to those of the HEMTs not having the gate recess structure.
- (Semiconductor Device)
- Next, a description will be given of the semiconductor device in the second embodiment, by referring to
FIG. 19 .FIG. 19 is a cross sectional view illustrating a structure of the semiconductor device in the second embodiment. A HEMT illustrated inFIG. 19 is an example of the semiconductor device in the second embodiment. The HEMT illustrated inFIG. 19 may include nitride semiconductor layers formed on asubstrate 10. The nitride semiconductor layers may include aGaN channel layer 21, a AlGaNelectron supply layer 22, and aGaN cap layer 23 that are successively stacked on thesubstrate 10. A 2DEG 21 a may be formed in thechannel layer 21 in a vicinity of an interface between thechannel layer 21 and theelectron supply layer 22. In this embodiment, thechannel layer 21 may also be referred to as a first semiconductor layer, theelectron supply layer 22 may also be referred to as a second semiconductor layer, and thecap layer 23 may also be referred to as a third semiconductor layer. - In this embodiment, a
gate recess 150 may be formed by removing a part of the nitride semiconductor layers, such as thecap layer 23 and a part of theelectron supply layer 22. By forming thegate recess 150, the 2DEG 21 a immediately under a region where thegate recess 150 is formed may be eliminated. Aninsulator layer 30, that is an example of the gate insulator layer, may be formed on the exposedelectron supply layer 22 and thecap layer 23, as the gate insulator layer. Theinsulator layer 30 may be formed by aluminum oxide layers including afirst insulator layer 31 formed on the exposedelectron supply layer 22 and thecap layer 23, and asecond insulator layer 32 formed on thefirst insulator layer 31. Thefirst insulator layer 31 may be formed by an aluminum oxide layer that is formed by the steam oxidation. Thesecond insulator layer 32 may be formed by an aluminum oxide layer that is formed by the oxygen plasma oxidation. Agate electrode 41 may be formed on theinsulator layer 30, and asource electrode 42 and adrain electrode 43 may be formed on theelectron supply layer 22.FIG. 19 illustrates a structure in which theinsulator layer 30 is formed on thecap layer 23, however, theinsulator layer 30 may be formed on theelectron supply layer 22 when nocap layer 23 is formed. - The semiconductor device in this embodiment is not limited to the HEMT using AlGaN and GaN, and may also be applied to semiconductor devices using other nitride semiconductor materials such as InAlN, InGaAlN, and the like.
- (Method of Fabricating Semiconductor Device)
- Next, a description will be given of a method of fabricating the semiconductor device in this embodiment, by referring to
FIGS. 20A through 22 .FIGS. 20A , 20B, 21A, 21B, and 22 are cross sectional views for explaining the method of fabricating the semiconductor device of the second embodiment. - First, as illustrated in
FIG. 20A , nitride semiconductor layers including a buffer layer (not illustrated), thechannel layer 21, theelectron supply layer 22, and thecap layer 23 are successively formed on thesubstrate 10 by MOVPE. Although the nitride semiconductor layers are epitaxially grown by the MOVPE in this example, the nitride semiconductor layers may be formed by methods other than the MOVPE, such as MBE. Thesubstrate 10 may be formed by a silicon substrate, and the buffer layer may be formed by AlN to a thickness of 0.1 μm. Thechannel layer 21 may be formed by i-GaN to a thickness of 3 μm, theelectron supply layer 22 may be formed by n-AlGaN to a thickness of 30 nm, and thecap layer 23 may be formed by n-GaN to a thickness of 5 nm. Hence, the 2DEG 21 a is formed in thechannel layer 21, in a vicinity of the interface between thechannel layer 21 and theelectron supply layer 22. - In this embodiment, when forming the AlN, GaN, and AlGaN by the MOVPE, gases such as trimethylaluminum (TMA) that becomes the Al source, trimethylgallium (TMG) that becomes the Ga source, and ammonia (NH3) that becomes the N source, may be used as the source gases. The AlN layer, the GaN layer, and the AlGaN layer, that form the nitride semiconductor layers, may be formed by mixing the source gases described above at predetermined ratios depending on the composition of each nitride semiconductor layer. When forming the nitride semiconductor layer of the semiconductor device in this embodiment by the MOVPE, a flow rate of the ammonia gas may be 100 ccm to 10 LM, the pressure within a deposition chamber when forming the nitride semiconductor layer may be 50 Torr to 300 Torr, and the deposition temperature may be 1000° C. to 1200° C.
- The
electron supply layer 22 may be formed by n-AlGaN that is doped with Si as the n-type impurity element. More particularly, when forming theelectron supply layer 22, SiH4 gas may be added to the source gas at a predetermined flow rate, in order to dope theelectron supply layer 22 with Si. The density of Si doped into the n-AlGaN may be 1×1018 cm−3 to 1×1020 cm−3, and approximately 5×1018 cm−3, for example. - In addition, the
cap layer 23 may be formed by n-GaN that is doped with Si as the n-type impurity element. More particularly, when forming thecap layer 23, SiH4 gas may be added to the source gas at a predetermined flow rate, in order to dope thecap layer 23 with Si. The density of Si doped into the n-GaN may be 1×1018 cm−3 to 1×1020 cm−3, and approximately 5×1018 cm−3, for example. - Next, as illustrated in
FIG. 20B , thegate recess 150 may be formed in thecap layer 23 and a part of theelectron supply layer 22. More particularly, a resist pattern (not illustrated) having openings in a region where thegate recess 150 is to be formed may be formed, by coating a photoresist (not illustrated) on the surface of thecap layer 23, exposing the pattern on the photoresist in an exposure apparatus (not illustrated), and developing the exposed pattern. Thereafter, thecap layer 23 and a part of theelectron supply layer 22 in a region where no resist pattern is formed may be removed by RIE or the like. As a result, thegate recess 150 may be formed. Hence, the 2DEG 21 a immediately under a region where thegate recess 150 is formed may be eliminated. Then, the resist pattern is removed by an organic solvent or the like. - Next, as illustrated in
FIG. 21A , theinsulator layer 30 may be formed as the gate insulator layer. More particularly, a transformed layer on the surfaces of theelectron supply layer 22 and thecap layer 23 at the location where thegate recess 150 is formed may be cleaned by hydrogen peroxide sulfate and hydrogen fluoride, and thereafter cleaned by water. Thereafter, thefirst insulator layer 31 may be formed on theelectron supply layer 22 and thecap layer 23 at the location where thegate recess 150 is formed, by forming the aluminum oxide layer by the steam oxidation using Al(CH3)3 and H2O as the source gases. The thickness of thefirst insulator layer 31 that is formed may be 5 nm to 10 nm, and in this embodiment, the thickness of thefirst insulator layer 31 may be 5 nm. Next, thesecond insulator layer 32 may be formed on thefirst insulator layer 31 by forming the aluminum oxide layer by the oxygen plasma oxidation using Al(CH3)3 and O2 as the source gases. The thickness of thesecond insulator layer 32 that is formed may be 10 nm to 100 nm, and in this embodiment, the thickness of thesecond insulator layer 32 may be 35 nm. Hence, theinsulator layer 30 may be formed by thefirst insulator layer 31 and thesecond insulator layer 32. Thereafter, an annealing may be carried out at a temperature of 700° C. to 800° C. - Next, the
source electrode 42 and thedrain electrode 43 may be formed as illustrated inFIG. 21B . More particularly, a resist pattern (not illustrated) having openings in regions where thesource electrode 42 and thedrain electrode 43 are to be formed may be formed on theinsulator layer 30, by coating a photoresist on theinsulator layer 30, exposing the pattern on the photoresist in an exposure apparatus (not illustrated), and developing the exposed pattern. Thereafter, a dry etching, such as a RIE using fluorine gas, chlorine gas, or the like, may be carried out to remove theinsulator 30, thecap layer 23, and all of or a part of theelectron supply layer 22 in regions where no resist pattern is formed. The dry etching conditions for the nitride semiconductor may include a chlorine (Cl2) gas flow rate of approximately 30 sccm, a chamber pressure of approximately 2 Pa, and a RF power of 20 W. Then, after removing the resist pattern, a resist pattern (not illustrated) having openings in regions where thesource electrode 42 and thedrain electrode 43 are to be formed may be formed on theinsulator layer 30, by coating a photoresist again on theinsulator layer 30, exposing the pattern on the photoresist in the exposure apparatus, and developing the exposed pattern. Thereafter, a Ta layer and a Al layer may be formed by vacuum deposition as stacked metal layers, and the stacked metal layers may be dipped in an organic solvent or the like in order to lift off the stacked metal layers formed on the resist pattern together with the resist pattern. Accordingly, thesource electrode 42 and thedrain electrode 43 may be formed by the remaining stacked metal layers. Thereafter, an annealing process may be carried out at approximately 550° C. in order to form ohmic contacts at thesource electrode 42 and thedrain electrode 43. - Next, the
gate electrode 41 may be formed as illustrated inFIG. 22 . More particularly, a lower resist (for example, a product name PMGI manufactured by MicroChem of the U.S.) and an upper resist (for example, a product name PFI32-A8 manufactured by Sumitomo Chemical Co., Ltd. of Japan) may be spin-coated on theinsulator layer 30. Thereafter, the upper resist may be exposed by the exposure apparatus and developed, in order to form an opening having a diameter of approximately 0.8 μm, for example, in the upper resist. Then, the upper resist may be used as a mask to remove the lower resist exposed within the opening in the upper resist, by a wet etching using alkali liquid developer. Next, a Ni layer and a Au layer may be formed by vacuum deposition as stacked metal layers, and the stacked metal layers may be dipped in an organic solvent or the like in order to lift off the stacked metal layers formed on the resist pattern together with the resist pattern. For example, the Ni layer may be formed to a thickness of 10 nm, and the Au layer may be formed to a thickness of 300 nm. Accordingly, thegate electrode 41 may be formed by the remaining stacked metal layers. - (Characteristics of Semiconductor Device in Embodiment)
-
FIGS. 23 through 26 are diagrams illustrating the characteristics of the semiconductor device (HEMT) having the structure illustrated inFIG. 14A , the characteristics of the semiconductor device (HEMT) having the structure illustrated inFIG. 14B , and the characteristics of the semiconductor device (HEMT) in this embodiment. InFIGS. 23 through 26 , the HEMT in this embodiment will be referred to as theHEMT 19A. Further, as described above, the HEMT illustrated inFIG. 14A using thealuminum oxide layer 931 formed by the oxygen plasma oxidation will be referred to as theHEMT 14A, and the HEMT illustrated inFIG. 14B using thealuminum oxide layer 932 formed by the steam oxidation will be referred to as theHEMT 14B. -
FIG. 23 is a diagram for explaining the O/(Al+Ga) ratio on the AlGaN surface of the electron supply layer and the GaN surface of the cap layer of the semiconductor devices having the structure formed with the gate recess. The O/(Al+Ga) ratio for theHEMT 19A in this embodiment, using thealuminum oxide layer 931 formed by the oxygen plasma oxidation, may be approximately 0.34. This O/(Al+Ga) ratio for theHEMT 19A in this embodiment is lower than that for theHEMT 14A using thealuminum oxide layer 931 formed by the oxygen plasma oxidation, and is approximately the same as that for theHEMT 14B using thealuminum oxide layer 932 formed by the steam oxidation. In other words, a ratio of oxygen atoms with respect to metal atoms included in the nitride semiconductor layer, in a vicinity of an interface between the nitride semiconductor layer and the insulator layer, may be 0.4 or lower for theHEMTs -
FIG. 24 is a diagram for explaining the threshold variation of the gate electrode of the semiconductor devices having the structure formed with the gate recess. The threshold variation for theHEMT 19A in this embodiment may be 0.25 V. This threshold variation for theHEMT 19A may be lower than that of theHEMT 14A using thealuminum oxide layer 931 formed by the oxygen plasma oxidation, and may be even lower than that of theHEMT 14B using thealuminum oxide layer 932 formed by the steam oxidation. -
FIG. 25 is a diagram for explaining the density of the insulator layer in the semiconductor devices having the structure formed with the gate recess. The density for theHEMT 19A in this embodiment may be approximately 3.3 g/cm3. This density of theHEMT 19A may be higher than that of theHEMT 14B using thealuminum oxide layer 932 formed by the steam oxidation, and may be approximately the same as that of theHEMT 14A using thealuminum oxide layer 931 formed by the oxygen plasma oxidation. -
FIG. 26 is a diagram for explaining the drain-source withstand voltage of the semiconductor devices having the structure formed with the gate recess. The withstand voltage for theHEMT 19A in this embodiment may be approximately 410 V. This withstand voltage of theHEMT 19A may be higher than that of theHEMT 14B using thealuminum oxide layer 932 formed by the steam oxidation, and may be approximately the same as that of theHEMT 14A using thealuminum oxide layer 931 formed by the oxygen plasma oxidation. - Accordingly, the semiconductor device of the second embodiment, that is, the
HEMT 19A, may include the advantageous features of both theHEMT 14A using thealuminum oxide layer 931 formed by the oxygen plasma oxidation, and theHEMT 14B using thealuminum oxide layer 932 formed by the steam oxidation. - In other words, from the point of view of the O/Ga ratio at the GaN surface and the threshold variation of the gate electrode, the semiconductor device of the second embodiment may have characteristics that are approximately the same as or better than the characteristics of the
HEMT 14B using the aluminum oxide layer formed by the steam oxidation. On the other hand, from the point of view of the density of the insulator layer and the drain-source withstand voltage, the semiconductor device of the second embodiment, that is, theHEMT 19A, may have the characteristics that are approximately the same as than the characteristics of theHEMT 14A using the aluminum oxide layer formed by the oxygen plasma oxidation. - Next, a description will be given of a third embodiment. This embodiment may include a semiconductor device, a power supply unit, or a high-frequency amplifier.
- The semiconductor device in this embodiment is formed by a discrete package of the semiconductor device in accordance with the first embodiment or the second embodiment. A description will be given of the discrete package of the semiconductor device, by referring to
FIG. 27 .FIG. 27 is a diagram for explaining the semiconductor device in the third embodiment.FIG. 27 schematically illustrates the inside of the discrete package of the semiconductor device, and the layout of the electrodes and the like may be different from that illustrated for the first embodiment or the second embodiment described above. - (Semiconductor Device)
-
FIG. 27 illustrates the discrete package of the semiconductor device in accordance with the first embodiment or the second embodiment. - First, the semiconductor device fabricated in accordance with the first embodiment or the second embodiment may be cut by dicing or the like, in order to form a
semiconductor chip 410 or HEMT using the GaN semiconductor material. Thesemiconductor chip 410 may be fixed on alead frame 420 by a die-attachingagent 430 such as solder. Thesemiconductor chip 410 corresponds to the semiconductor device in the first embodiment or the second embodiment. - Next, a
gate electrode 411 is connected to agate lead 421 by abonding wire 431, asource electrode 412 is connected to asource lead 422 by abonding wire 432, and adrain electrode 413 is connected to a detainlead 423 by abonding wire 433. Thebonding wires gate electrode 411 may be a kind of gate electrode pad connected to thegate electrode 41 of the semiconductor device in the first embodiment or the second embodiment. Moreover, thesource electrode 412 may be a kind of source electrode pad connected to thesource electrode 42 of the semiconductor device in the first embodiment or the second embodiment. Furthermore, thedrain electrode 413 may be a kind of drain electrode pad connected to thedrain electrode 43 of the semiconductor device in the first embodiment or the second embodiment. - Next, the
semiconductor chip 410 may be encapsulated by amold resin 440 by a transfer mold. As a result, the discrete package of the semiconductor device, encapsulating the HEMT using the GaN semiconductor, may be fabricated. - (PFC Circuit, Power Supply Unit, and High-Frequency Amplifier)
- Next, a description will be given of a PFC (Power Factor Correction) circuit, a power supply unit, and a high-frequency amplifier in this embodiment. The PFC circuit, the power supply unit, and the high-frequency amplifier in this embodiment are a power supply unit or a high-frequency amplifier that may use the semiconductor device in accordance with the first embodiment or the second embodiment.
- (PFC Circuit)
- Next, a description will be given of the PFC circuit in this embodiment, by referring to
FIG. 28 . The PFC circuit in this embodiment may include the semiconductor device in accordance with the first embodiment or the second embodiment. -
FIG. 28 is a circuit diagram illustrating the PFC circuit in the third embodiment. APFC circuit 450 illustrated inFIG. 28 may include a switching device (or transistor) 451, adiode 452, a chokingcoil 453,capacitors diode bridge 456 that are connected to an A.C. power supply (not illustrated). Theswitching device 451 may be formed by the semiconductor device in accordance with the first embodiment or the second embodiment, that is, the HEMT. - In the
PFC circuit 450, a drain electrode of theswitching device 451, an anode terminal of thediode 452, and one terminal of the chokingcoil 453 are connected. In addition, a source electrode of theswitching device 451, one terminal of thecapacitor 454, and one terminal of thecapacitor 455 are connected. Further, the other terminal of thecapacitor 454 and the other terminal of the chokingcoil 453 are connected. The other terminal of thecapacitor 455 and a cathode terminal of thediode 452 are connected, and the A.C. power supply is connected between the two terminals of thecapacitor 454 via thediode bridge 456. In thisPFC circuit 450, a D.C. output is obtained from the two terminals of thecapacitor 455. - (Power Supply Unit)
- Next, a description will be given of the power supply unit in this embodiment, by referring to
FIG. 29 . The power supply unit in this embodiment may include the semiconductor device in accordance with the first embodiment or the second embodiment. -
FIG. 29 is a circuit diagram illustrating the power supply unit in the third embodiment. The power supply unit illustrated inFIG. 29 may include thePFC 450 described above. - More particularly, the power supply unit in this embodiment may include a high-voltage
primary side circuit 461, a low-voltagesecondary side circuit 462, and atransformer 463 arranged between theprimary side circuit 461 and thesecondary side circuit 462. - The
primary side circuit 461 may include thePFC circuit 450 described above, and an inverter circuit connected between the two terminals of thecapacitor 455 within thePFC circuit 450. A fullbridge inverter circuit 460 is an example of such an inverter circuit. The fullbridge inverter circuit 460 may include a plurality of switching devices, and may include fourswitching devices secondary side circuit 462 may include a plurality of switching devices, and may include threeswitching devices A.C. power supply 457 is connected to thediode bridge 456. - In this embodiment, the semiconductor device in accordance with the first embodiment or the second embodiment, that is, the HEMT, may be used for the
switching device 451 of thePFC circuit 450 within theprimary side circuit 461. In addition, the semiconductor device in accordance with the first embodiment or the second embodiment, that is, the HEMT, may be used for each of theswitching devices bridge inverter circuit 460. On the other hand, a FET having a MIS (Metal Insulator Semiconductor) structure using silicon may be used for each of theswitching devices secondary side circuit 462. - (High-Frequency Amplifier)
- Next, a description will be given of the high-frequency amplifier in this embodiment, by referring to
FIG. 30 . The high-frequency amplifier in this embodiment may include the semiconductor device in accordance with the first embodiment or the second embodiment, and may produce a high output. -
FIG. 30 is a diagram illustrating the high-frequency amplifier in the third embodiment. The high-frequency amplifier illustrated inFIG. 30 may include adigital predistortion circuit 471,mixers power amplifier 473, and adirectional coupler 474. - The
digital predistortion circuit 471 may compensate for a non-linear distortion in an input signal. Themixer 472 a may mix the input signal compensated of the non-linear distortion, and an A.C. signal. Thepower amplifier 473 may amplify the mixed signal from themixer 472 a. Thepower amplifier 473 may include the semiconductor device in accordance with the first embodiment or the second embodiment, that is, the HEMT. Thedirectional coupler 474 may monitor input and output signals thereof. InFIG. 30 , a switching may performed to mix an output side signal and an A.C. signal in themixer 472 b and to supply the mixed signal to thedigital predistortion circuit 471. - In each of the embodiments described above, the gate insulator layer may be made of a material selected from a group consisting of an oxide, a nitride, and an oxynitride of any one or a combination of aluminum hafnium, silicon, and nickel.
- Although the embodiments are numbered with, for example, “first,” “second,” or “third,” the ordinal numbers do not imply priorities of the embodiments. Many other variations and modifications will be apparent to those skilled in the art.
- All examples and conditional language recited herein are intended for pedagogical purposes to aid the reader in understanding the invention and the concepts contributed by the inventor to furthering the art, and are to be construed as being without limitation to such specifically recited examples and conditions, nor does the organization of such examples in the specification relate to a showing of the superiority and inferiority of the invention. Although the embodiments of the present invention have been described in detail, it should be understood that the various changes, substitutions, and alterations could be made hereto without departing from the spirit and scope of the invention.
Claims (20)
1. A semiconductor device comprising:
a nitride semiconductor layer formed on a substrate;
an insulator formed on the nitride semiconductor layer;
a gate electrode formed on the insulator layer; and
a source electrode and a drain electrode in contact with the nitride semiconductor layer,
wherein the nitride semiconductor layer includes a first semiconductor layer formed on the substrate, and a second semiconductor layer formed on the first semiconductor layer,
wherein the insulator layer includes a first insulator layer formed on the second semiconductor layer, and a second insulator layer formed on the first insulator layer, and
wherein the second insulator layer has a density higher than that of the first insulator layer.
2. The semiconductor device as claimed in claim 1 , wherein the nitride semiconductor layer further includes a third semiconductor layer formed on the second semiconductor layer.
3. A semiconductor device comprising:
a nitride semiconductor layer formed on a substrate;
an insulator formed on the nitride semiconductor layer;
a gate electrode formed on the insulator layer; and
a source electrode and a drain electrode formed on the nitride semiconductor layer,
wherein the nitride semiconductor layer includes a first semiconductor layer formed on the substrate, and a second semiconductor layer formed on the first semiconductor layer, and
wherein a ratio of oxygen atoms with respect to metal atoms included in the nitride semiconductor layer, in a vicinity of an interface between the nitride semiconductor layer and the insulator layer, is 0.4 or lower.
4. The semiconductor device as claimed in claim 3 , wherein the insulator layer is made of a material selected from a group consisting of an oxide, a nitride, and an oxynitride of any one or a combination of aluminum hafnium, silicon, and nickel.
5. The semiconductor device as claimed in claim 3 , wherein the insulator layer is made of aluminum oxide.
6. The semiconductor device as claimed in claim 5 , wherein a density of aluminum hydroxide included the insulator layer is 4% or lower.
7. The semiconductor device as claimed in claim 3 , wherein the nitride semiconductor layer further includes a third semiconductor layer formed on the second semiconductor layer.
8. The semiconductor device as claimed in claim 7 , wherein the third semiconductor layer is made of a material including GaN.
9. The semiconductor device as claimed in claim 8 , wherein the first semiconductor layer is made of a material including GaN.
10. The semiconductor device as claimed in claim 9 , wherein the second semiconductor layer is made of a material including AlGaN.
11. The semiconductor device as claimed in claim 3 , including HEMT (High Electron Mobility Transistor).
12. A power supply unit comprising:
the semiconductor device as claimed in claim 3 .
13. An amplifier comprising:
the semiconductor device as claimed in claim 3 .
14. A method of fabricating a semiconductor device, comprising:
forming a nitride semiconductor layer on a substrate;
forming a first insulator layer on the nitride semiconductor layer by steam oxidation of ALD (Atomic Layer Deposition) using H2O source gas, or by oxidation of ALD using O3 source gas;
forming a second insulator layer on the first insulator layer by oxygen plasma oxidation of ALD using O2 source gas;
forming a gate electrode on the second insulator layer; and
forming a source electrode and a drain electrode on the nitride semiconductor layer,
wherein the forming the nitride semiconductor layer includes forming a first semiconductor layer on the substrate, and forming a second semiconductor layer on the first semiconductor layer.
15. The method as claimed in claim 14 , wherein the forming the nitride semiconductor layer further includes forming a third semiconductor layer on the second semiconductor layer.
16. The method as claimed in claim 14 , further comprising:
forming a recess in a region where the gate electrode is to be formed, by removing a part of the nitride semiconductor layer,
wherein the forming the recess is carried out after the forming the nitride semiconductor layer and before the forming the first insulator layer.
17. The method as claimed in claim 14 , wherein the forming the first insulator layer forms a first aluminum oxide layer as the first insulator layer, and the forming the second insulator layer forms a second aluminum oxide layer as the second insulator layer.
18. The method as claimed in claim 17 , wherein the forming the first insulator layer forms the first insulator layer by steam oxidation of ALD using trimethylaluminum (TMA) and H2O as source gases.
19. The method as claimed in claim 17 , wherein the forming the second insulator layer forms the second insulator layer by oxygen plasma oxidation of ALD using trimethylaluminum (TMA) and O2 or O3 as source gases.
20. The method as claimed in claim 14 , further comprising:
performing a heat treatment after the forming the second insulator layer, at a temperature of 700° C. or higher and 800° C. or lower.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/742,165 US10043897B2 (en) | 2012-03-16 | 2015-06-17 | Semiconductor device and method of fabricating semiconductor device |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2012061259A JP5957994B2 (en) | 2012-03-16 | 2012-03-16 | Manufacturing method of semiconductor device |
JP2012-061259 | 2012-03-16 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/742,165 Division US10043897B2 (en) | 2012-03-16 | 2015-06-17 | Semiconductor device and method of fabricating semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
US20130240896A1 true US20130240896A1 (en) | 2013-09-19 |
Family
ID=49136308
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/721,257 Abandoned US20130240896A1 (en) | 2012-03-16 | 2012-12-20 | Semiconductor device and method of fabricating semiconductor device |
US14/742,165 Active US10043897B2 (en) | 2012-03-16 | 2015-06-17 | Semiconductor device and method of fabricating semiconductor device |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/742,165 Active US10043897B2 (en) | 2012-03-16 | 2015-06-17 | Semiconductor device and method of fabricating semiconductor device |
Country Status (5)
Country | Link |
---|---|
US (2) | US20130240896A1 (en) |
JP (1) | JP5957994B2 (en) |
KR (1) | KR101432910B1 (en) |
CN (1) | CN103311290B (en) |
TW (1) | TWI550855B (en) |
Cited By (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130313613A1 (en) * | 2012-04-26 | 2013-11-28 | Asif Khan | Selectively Area Regrown III-Nitride High Electron Mobility Transistor |
US20140191288A1 (en) * | 2013-01-09 | 2014-07-10 | Fujitsu Semiconductor Limited | Semiconductor device and method for manufacturing semiconductor device |
US20140264451A1 (en) * | 2013-03-18 | 2014-09-18 | Fujitsu Limited | Semiconductor device and method for producing the same, power supply device, and high-frequency amplifier |
US20140291775A1 (en) * | 2013-03-28 | 2014-10-02 | Toyoda Gosei Co., Ltd. | Semiconductor device |
US20150079738A1 (en) * | 2013-06-18 | 2015-03-19 | Stephen P. Barlow | Method for producing trench high electron mobility devices |
US20150084104A1 (en) * | 2013-09-24 | 2015-03-26 | Renesas Electronics Corporation | Method of manufacturing a semiconductor device and the semiconductor device |
US20150270382A1 (en) * | 2014-03-24 | 2015-09-24 | University Of South Carolina | Multi-Finger Large Periphery AlInN/AlN/GaN Metal-Oxide-Semiconductor Heterostructure Field Effect Transistors on Sapphire Substrate |
US20160013282A1 (en) * | 2014-07-08 | 2016-01-14 | Toyoda Gosei Co., Ltd. | Semiconductor device and manufacturing method of the same |
US20160260832A1 (en) * | 2015-03-06 | 2016-09-08 | Toyoda Gosei Co., Ltd. | Semiconductor device, method of manufacturing the same and power converter |
US20160343801A1 (en) * | 2015-05-18 | 2016-11-24 | Rf Micro Devices, Inc. | Vertical gallium nitride power field-effect transistor with a field plate structure |
US9691846B2 (en) | 2014-12-09 | 2017-06-27 | Toyoda Gosei Co., Ltd. | Semiconductor device including an insulating layer which includes negatively charged microcrystal |
US20170301765A1 (en) * | 2014-09-29 | 2017-10-19 | Denso Corporation | Semiconductor device and method for manufacturing the same |
US10312360B2 (en) * | 2013-06-18 | 2019-06-04 | Stephen P. Barlow | Method for producing trench high electron mobility devices |
US20190333766A1 (en) * | 2018-07-13 | 2019-10-31 | Suzhou Han Hua Semiconductor Co.,Ltd | Method of fabricating semiconductor structure |
US10686063B2 (en) * | 2017-04-14 | 2020-06-16 | Dynax Semiconductor, Inc. | Semiconductor device and method for manufacturing the same |
US10833166B2 (en) * | 2016-07-15 | 2020-11-10 | Rohm Co., Ltd. | Semiconductor device including an MIS structure |
US20200373421A1 (en) * | 2019-05-22 | 2020-11-26 | Intel Corporation | Iii-n transistor arrangements for reducing nonlinearity of off-state capacitance |
US11139393B2 (en) * | 2019-03-14 | 2021-10-05 | Kabushiki Kaisha Toshiba | Semiconductor device including different nitride regions and method for manufacturing same |
US11387357B2 (en) * | 2019-08-01 | 2022-07-12 | Fujitsu Limited | Compound semiconductor device, method for manufacturing the same and amplifier |
US11616164B2 (en) * | 2018-01-24 | 2023-03-28 | Osram Oled Gmbh | Method for producing a nitride compound semiconductor component |
US11637009B2 (en) | 2016-10-07 | 2023-04-25 | Semiconductor Energy Laboratory Co., Ltd. | Cleaning method of glass substrate, manufacturing method of semiconductor device, and glass substrate |
US12027613B2 (en) * | 2019-05-22 | 2024-07-02 | Intel Corporation | III-N transistor arrangements for reducing nonlinearity of off-state capacitance |
Families Citing this family (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10665709B2 (en) | 2013-09-10 | 2020-05-26 | Delta Electronics, Inc. | Power semiconductor device integrated with ESD protection circuit under source pad, drain pad, and/or gate pad |
US10833185B2 (en) | 2013-09-10 | 2020-11-10 | Delta Electronics, Inc. | Heterojunction semiconductor device having source and drain pads with improved current crowding |
US10236236B2 (en) | 2013-09-10 | 2019-03-19 | Delta Electronics, Inc. | Heterojunction semiconductor device for reducing parasitic capacitance |
TWI577022B (en) | 2014-02-27 | 2017-04-01 | 台達電子工業股份有限公司 | Semiconductor device and semiconductor device package using the same |
US10910491B2 (en) | 2013-09-10 | 2021-02-02 | Delta Electronics, Inc. | Semiconductor device having reduced capacitance between source and drain pads |
JP2015099865A (en) * | 2013-11-20 | 2015-05-28 | 三菱電機株式会社 | Hetero-junction field effect transistor and manufacturing method of the same |
JP2015198210A (en) * | 2014-04-03 | 2015-11-09 | 三菱電機株式会社 | Semiconductor device and manufacturing method of the same |
JP2016162889A (en) * | 2015-03-02 | 2016-09-05 | 富士通株式会社 | Semiconductor device and method of manufacturing the same |
JP2017050316A (en) | 2015-08-31 | 2017-03-09 | 富士ゼロックス株式会社 | Manufacturing method for light-emitting element |
JP6631160B2 (en) * | 2015-10-29 | 2020-01-15 | 富士通株式会社 | Semiconductor device, power supply device, high frequency amplifier |
ITUB20155536A1 (en) | 2015-11-12 | 2017-05-12 | St Microelectronics Srl | NORMALLY OFF TYPE HEMT TRANSISTOR INCLUDING A TRINCE CONTAINING A REGION OF GATE AND FORMER AT LEAST ONE STEP, AND ITS PROCESS OF MANUFACTURE |
JP6649586B2 (en) * | 2016-07-12 | 2020-02-19 | 富士通株式会社 | Compound semiconductor device and method of manufacturing the same |
JPWO2018037530A1 (en) * | 2016-08-25 | 2018-08-23 | 三菱電機株式会社 | Semiconductor device and manufacturing method thereof |
TWI722166B (en) * | 2017-04-10 | 2021-03-21 | 聯穎光電股份有限公司 | High electron mobility transistor |
TWI649873B (en) | 2017-07-26 | 2019-02-01 | 財團法人工業技術研究院 | Iii-nitride based semiconductor structure |
JP7013710B2 (en) * | 2017-08-07 | 2022-02-01 | 住友電気工業株式会社 | Manufacturing method of nitride semiconductor transistor |
JP2019071497A (en) * | 2019-02-13 | 2019-05-09 | 豊田合成株式会社 | Semiconductor device and method of manufacturing the same |
KR102489736B1 (en) * | 2021-03-02 | 2023-01-19 | 인하대학교 산학협력단 | Process for production of thin film comprising multiple quantum well structure, thin film comprising multiple quantum well structure and semiconductor device comprising the same |
CN116387158B (en) * | 2023-04-18 | 2024-02-02 | 山东大学 | Preparation method of high-performance GaN MIS-HEMT |
Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060157733A1 (en) * | 2003-06-13 | 2006-07-20 | Gerald Lucovsky | Complex oxides for use in semiconductor devices and related methods |
US20070051998A1 (en) * | 2005-09-08 | 2007-03-08 | Deok-Sin Kil | Semiconductor memory device with dielectric structure and method for fabricating the same |
US20090194791A1 (en) * | 2006-09-29 | 2009-08-06 | Fujitsu Limited | Compound semiconductor device and manufacturing method thereof |
US20100117118A1 (en) * | 2008-08-07 | 2010-05-13 | Dabiran Amir M | High electron mobility heterojunction device |
US20100184262A1 (en) * | 2007-12-20 | 2010-07-22 | Northrop Grumman Space And Mission Systems Corp. | High electron mobility transistor having self-aligned miniature field mitigating plate and protective dielectric layer and fabrication method thereof |
US20110140121A1 (en) * | 2009-12-14 | 2011-06-16 | Kyungpook National University Industry Academic Cooperation Foundation | Enhancement normally off nitride semiconductor device and method of manufacturing the same |
US20110147710A1 (en) * | 2009-12-23 | 2011-06-23 | Gilbert Dewey | Dual layer gate dielectrics for non-silicon semiconductor devices |
US20110233699A1 (en) * | 2010-03-29 | 2011-09-29 | Renesas Electronics Corporation | Magnetic memory element and magnetic memory device |
US20110233689A1 (en) * | 2008-12-08 | 2011-09-29 | Sumitomo Chemical Company, Limited | Semiconductor device, process for producing semiconductor device, semiconductor substrate, and process for producing semiconductor substrate |
US20130146943A1 (en) * | 2011-12-12 | 2013-06-13 | John P. EDWARDS | In situ grown gate dielectric and field plate dielectric |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4663156B2 (en) | 2001-05-31 | 2011-03-30 | 富士通株式会社 | Compound semiconductor device |
JP2006032552A (en) * | 2004-07-14 | 2006-02-02 | Toshiba Corp | Semiconductor device containing nitride |
US7217960B2 (en) | 2005-01-14 | 2007-05-15 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device |
JP2006222414A (en) | 2005-01-14 | 2006-08-24 | Matsushita Electric Ind Co Ltd | Semiconductor apparatus |
JP4912604B2 (en) * | 2005-03-30 | 2012-04-11 | 住友電工デバイス・イノベーション株式会社 | Nitride semiconductor HEMT and manufacturing method thereof. |
KR100640654B1 (en) * | 2005-07-16 | 2006-11-01 | 삼성전자주식회사 | Method of forming zro2 thin film using plasma enhanced atomic layer deposition and method of manufacturing capacitor of semiconductor memory device having the thin film |
JP5032145B2 (en) * | 2006-04-14 | 2012-09-26 | 株式会社東芝 | Semiconductor device |
JP2010098076A (en) * | 2008-10-15 | 2010-04-30 | Sumitomo Electric Device Innovations Inc | Method for manufacturing semiconductor device |
JP5634681B2 (en) * | 2009-03-26 | 2014-12-03 | 住友電工デバイス・イノベーション株式会社 | Semiconductor element |
KR20110078326A (en) * | 2009-12-31 | 2011-07-07 | 삼성전자주식회사 | Method of forming a dielectric layer and manufacturing a semiconductor device using the same |
JP2011198837A (en) | 2010-03-17 | 2011-10-06 | Renesas Electronics Corp | Semiconductor device and method of manufacturing the same |
JP2011210750A (en) | 2010-03-26 | 2011-10-20 | Nec Corp | Field effect transistor, method of manufacturing field effect transistor, and electronic device |
JP2012004513A (en) | 2010-06-21 | 2012-01-05 | Nagoya Institute Of Technology | Manufacturing method of semiconductor substrate and manufacturing method of semiconductor device |
-
2012
- 2012-03-16 JP JP2012061259A patent/JP5957994B2/en active Active
- 2012-12-20 US US13/721,257 patent/US20130240896A1/en not_active Abandoned
- 2012-12-24 TW TW101149489A patent/TWI550855B/en active
- 2012-12-26 CN CN201210576962.2A patent/CN103311290B/en active Active
- 2012-12-27 KR KR1020120154379A patent/KR101432910B1/en active IP Right Grant
-
2015
- 2015-06-17 US US14/742,165 patent/US10043897B2/en active Active
Patent Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060157733A1 (en) * | 2003-06-13 | 2006-07-20 | Gerald Lucovsky | Complex oxides for use in semiconductor devices and related methods |
US20070051998A1 (en) * | 2005-09-08 | 2007-03-08 | Deok-Sin Kil | Semiconductor memory device with dielectric structure and method for fabricating the same |
US20090194791A1 (en) * | 2006-09-29 | 2009-08-06 | Fujitsu Limited | Compound semiconductor device and manufacturing method thereof |
US20100184262A1 (en) * | 2007-12-20 | 2010-07-22 | Northrop Grumman Space And Mission Systems Corp. | High electron mobility transistor having self-aligned miniature field mitigating plate and protective dielectric layer and fabrication method thereof |
US20100117118A1 (en) * | 2008-08-07 | 2010-05-13 | Dabiran Amir M | High electron mobility heterojunction device |
US20110233689A1 (en) * | 2008-12-08 | 2011-09-29 | Sumitomo Chemical Company, Limited | Semiconductor device, process for producing semiconductor device, semiconductor substrate, and process for producing semiconductor substrate |
US20110140121A1 (en) * | 2009-12-14 | 2011-06-16 | Kyungpook National University Industry Academic Cooperation Foundation | Enhancement normally off nitride semiconductor device and method of manufacturing the same |
US20110147710A1 (en) * | 2009-12-23 | 2011-06-23 | Gilbert Dewey | Dual layer gate dielectrics for non-silicon semiconductor devices |
US20110233699A1 (en) * | 2010-03-29 | 2011-09-29 | Renesas Electronics Corporation | Magnetic memory element and magnetic memory device |
US20130146943A1 (en) * | 2011-12-12 | 2013-06-13 | John P. EDWARDS | In situ grown gate dielectric and field plate dielectric |
Cited By (38)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130313613A1 (en) * | 2012-04-26 | 2013-11-28 | Asif Khan | Selectively Area Regrown III-Nitride High Electron Mobility Transistor |
US8796097B2 (en) * | 2012-04-26 | 2014-08-05 | University Of South Carolina | Selectively area regrown III-nitride high electron mobility transistor |
US9343563B2 (en) | 2012-04-26 | 2016-05-17 | University Of South Carolina | Selectively area regrown III-nitride high electron mobility transistor |
US20140191288A1 (en) * | 2013-01-09 | 2014-07-10 | Fujitsu Semiconductor Limited | Semiconductor device and method for manufacturing semiconductor device |
US9136107B2 (en) * | 2013-01-09 | 2015-09-15 | Transphorm Japan, Inc. | Semiconductor device and method for manufacturing semiconductor device |
US20140264451A1 (en) * | 2013-03-18 | 2014-09-18 | Fujitsu Limited | Semiconductor device and method for producing the same, power supply device, and high-frequency amplifier |
US9755061B2 (en) * | 2013-03-18 | 2017-09-05 | Fujitsu Limited | Semiconductor device and method for producing the same, power supply device, and high-frequency amplifier |
US10468514B2 (en) | 2013-03-18 | 2019-11-05 | Fujitsu Limited | Semiconductor device and method for producing the same, power supply device, and high-frequency amplifier |
US20140291775A1 (en) * | 2013-03-28 | 2014-10-02 | Toyoda Gosei Co., Ltd. | Semiconductor device |
US10074728B2 (en) * | 2013-03-28 | 2018-09-11 | Toyoda Gosei Co., Ltd. | Semiconductor device |
US9508822B2 (en) * | 2013-03-28 | 2016-11-29 | Toyoda Gosei Co., Ltd. | Semiconductor device |
US20170025515A1 (en) * | 2013-03-28 | 2017-01-26 | Toyoda Gosei Co., Ltd. | Semiconductor device |
US20150079738A1 (en) * | 2013-06-18 | 2015-03-19 | Stephen P. Barlow | Method for producing trench high electron mobility devices |
US10312360B2 (en) * | 2013-06-18 | 2019-06-04 | Stephen P. Barlow | Method for producing trench high electron mobility devices |
US20150084104A1 (en) * | 2013-09-24 | 2015-03-26 | Renesas Electronics Corporation | Method of manufacturing a semiconductor device and the semiconductor device |
US20150270382A1 (en) * | 2014-03-24 | 2015-09-24 | University Of South Carolina | Multi-Finger Large Periphery AlInN/AlN/GaN Metal-Oxide-Semiconductor Heterostructure Field Effect Transistors on Sapphire Substrate |
US9343544B2 (en) * | 2014-03-24 | 2016-05-17 | University Of South Carolina | Multi-finger large periphery AlInN/AlN/GaN metal-oxide-semiconductor heterostructure field effect transistors on sapphire substrate |
US20160013282A1 (en) * | 2014-07-08 | 2016-01-14 | Toyoda Gosei Co., Ltd. | Semiconductor device and manufacturing method of the same |
US9466706B2 (en) * | 2014-07-08 | 2016-10-11 | Toyoda Gosei Co., Ltd. | Semiconductor device including first and second gate insulating films disposed on a semiconductor layer and manufacturing method of the same |
US20170301765A1 (en) * | 2014-09-29 | 2017-10-19 | Denso Corporation | Semiconductor device and method for manufacturing the same |
US10084052B2 (en) * | 2014-09-29 | 2018-09-25 | Denso Corporation | Semiconductor device and method for manufacturing the same |
US10026808B2 (en) | 2014-12-09 | 2018-07-17 | Toyoda Gosei Co., Ltd. | Semiconductor device including insulating film that includes negatively charged microcrystal |
US9691846B2 (en) | 2014-12-09 | 2017-06-27 | Toyoda Gosei Co., Ltd. | Semiconductor device including an insulating layer which includes negatively charged microcrystal |
US20160260832A1 (en) * | 2015-03-06 | 2016-09-08 | Toyoda Gosei Co., Ltd. | Semiconductor device, method of manufacturing the same and power converter |
US20160343801A1 (en) * | 2015-05-18 | 2016-11-24 | Rf Micro Devices, Inc. | Vertical gallium nitride power field-effect transistor with a field plate structure |
US10256294B2 (en) * | 2015-05-18 | 2019-04-09 | Qorvo Us, Inc. | Vertical gallium nitride power field-effect transistor with a field plate structure |
US10833166B2 (en) * | 2016-07-15 | 2020-11-10 | Rohm Co., Ltd. | Semiconductor device including an MIS structure |
US11637009B2 (en) | 2016-10-07 | 2023-04-25 | Semiconductor Energy Laboratory Co., Ltd. | Cleaning method of glass substrate, manufacturing method of semiconductor device, and glass substrate |
US10686063B2 (en) * | 2017-04-14 | 2020-06-16 | Dynax Semiconductor, Inc. | Semiconductor device and method for manufacturing the same |
US11616164B2 (en) * | 2018-01-24 | 2023-03-28 | Osram Oled Gmbh | Method for producing a nitride compound semiconductor component |
US10727053B2 (en) * | 2018-07-13 | 2020-07-28 | Suzhou Han Hua Semiconductor Co., Ltd. | Method of fabricating semiconductor structure |
US20190333766A1 (en) * | 2018-07-13 | 2019-10-31 | Suzhou Han Hua Semiconductor Co.,Ltd | Method of fabricating semiconductor structure |
US11139393B2 (en) * | 2019-03-14 | 2021-10-05 | Kabushiki Kaisha Toshiba | Semiconductor device including different nitride regions and method for manufacturing same |
US11677020B2 (en) | 2019-03-14 | 2023-06-13 | Kabushiki Kaisha Toshiba | Semiconductor device including different nitride regions and method for manufacturing same |
US11967641B2 (en) * | 2019-03-14 | 2024-04-23 | Kabushiki Kaisha Toshiba | Semiconductor device including different nitride regions improving characteristics of the semiconductor device |
US20200373421A1 (en) * | 2019-05-22 | 2020-11-26 | Intel Corporation | Iii-n transistor arrangements for reducing nonlinearity of off-state capacitance |
US12027613B2 (en) * | 2019-05-22 | 2024-07-02 | Intel Corporation | III-N transistor arrangements for reducing nonlinearity of off-state capacitance |
US11387357B2 (en) * | 2019-08-01 | 2022-07-12 | Fujitsu Limited | Compound semiconductor device, method for manufacturing the same and amplifier |
Also Published As
Publication number | Publication date |
---|---|
CN103311290B (en) | 2016-08-03 |
CN103311290A (en) | 2013-09-18 |
TW201340316A (en) | 2013-10-01 |
JP5957994B2 (en) | 2016-07-27 |
US20150311333A1 (en) | 2015-10-29 |
US10043897B2 (en) | 2018-08-07 |
KR101432910B1 (en) | 2014-08-21 |
KR20130105283A (en) | 2013-09-25 |
TWI550855B (en) | 2016-09-21 |
JP2013197220A (en) | 2013-09-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10043897B2 (en) | Semiconductor device and method of fabricating semiconductor device | |
US9685338B2 (en) | Compound semiconductor device and method of manufacturing the same | |
JP6161246B2 (en) | Semiconductor device and manufacturing method of semiconductor device | |
US8846479B2 (en) | Semiconductor device and method for manufacturing semiconductor device | |
US9269782B2 (en) | Semiconductor device | |
US20150194514A1 (en) | Compound semiconductor device having a gate electrode and method of manufacturing the same | |
KR101456774B1 (en) | Semiconductor device and method of manufacturing the same | |
US9653569B1 (en) | Compound semiconductor device and manufacturing method thereof | |
JP2013211481A (en) | Compound semiconductor device and method of manufacturing the same | |
US20130083569A1 (en) | Manufacturing method of compound semiconductor device | |
US10964805B2 (en) | Compound semiconductor device | |
JP6703269B2 (en) | Compound semiconductor device and manufacturing method thereof | |
JP2018085414A (en) | Compound semiconductor device | |
US9691890B2 (en) | Compound semiconductor device and manufacturing method thereof | |
JP6107922B2 (en) | Semiconductor device | |
US11387357B2 (en) | Compound semiconductor device, method for manufacturing the same and amplifier | |
JP6183145B2 (en) | Compound semiconductor device and manufacturing method thereof | |
JP7484785B2 (en) | NITRIDE SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING NITRIDE SEMICONDUCTOR DEVICE - Patent application | |
US20240006526A1 (en) | Semiconductor device, method for manufacturing semiconductor device, and electronic device | |
JP6940762B2 (en) | Semiconductor devices and their manufacturing methods |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: FUJITSU LIMITED, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:OZAKI, SHIROU;REEL/FRAME:029597/0539 Effective date: 20121204 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |