US20120252197A1 - Method for forming ultra-shallow boron doping regions by solid phase diffusion - Google Patents
Method for forming ultra-shallow boron doping regions by solid phase diffusion Download PDFInfo
- Publication number
- US20120252197A1 US20120252197A1 US13/077,688 US201113077688A US2012252197A1 US 20120252197 A1 US20120252197 A1 US 20120252197A1 US 201113077688 A US201113077688 A US 201113077688A US 2012252197 A1 US2012252197 A1 US 2012252197A1
- Authority
- US
- United States
- Prior art keywords
- layer
- substrate
- boron
- dopant
- dopant layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 93
- 229910052796 boron Inorganic materials 0.000 title claims abstract description 82
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 title claims abstract description 71
- 238000009792 diffusion process Methods 0.000 title description 6
- 239000007790 solid phase Substances 0.000 title description 6
- 239000002019 doping agent Substances 0.000 claims abstract description 276
- 239000000758 substrate Substances 0.000 claims abstract description 143
- 238000000231 atomic layer deposition Methods 0.000 claims abstract description 24
- 238000000151 deposition Methods 0.000 claims abstract description 21
- 239000000376 reactant Substances 0.000 claims abstract description 21
- -1 boron amide Chemical class 0.000 claims abstract description 20
- 150000004767 nitrides Chemical class 0.000 claims abstract description 20
- 239000002243 precursor Substances 0.000 claims abstract description 18
- 238000007669 thermal treatment Methods 0.000 claims abstract description 18
- 238000000059 patterning Methods 0.000 claims abstract description 10
- 229910052785 arsenic Inorganic materials 0.000 claims description 14
- 229910020751 SixGe1-x Inorganic materials 0.000 claims description 4
- 229910052787 antimony Inorganic materials 0.000 claims description 3
- 229910052733 gallium Inorganic materials 0.000 claims description 3
- 229910052738 indium Inorganic materials 0.000 claims description 3
- 229910052710 silicon Inorganic materials 0.000 claims description 3
- 229910001218 Gallium arsenide Inorganic materials 0.000 claims description 2
- 229910000530 Gallium indium arsenide Inorganic materials 0.000 claims description 2
- 229910052732 germanium Inorganic materials 0.000 claims description 2
- 239000000463 material Substances 0.000 description 20
- 230000015572 biosynthetic process Effects 0.000 description 10
- 125000006850 spacer group Chemical group 0.000 description 10
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 9
- 239000007789 gas Substances 0.000 description 9
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 9
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 8
- 239000004065 semiconductor Substances 0.000 description 8
- 239000003989 dielectric material Substances 0.000 description 7
- 238000010926 purge Methods 0.000 description 6
- 238000001312 dry etching Methods 0.000 description 5
- 238000005530 etching Methods 0.000 description 5
- 239000007943 implant Substances 0.000 description 5
- 239000012808 vapor phase Substances 0.000 description 5
- 238000001039 wet etching Methods 0.000 description 5
- 229910052810 boron oxide Inorganic materials 0.000 description 4
- 238000004140 cleaning Methods 0.000 description 4
- 229910052681 coesite Inorganic materials 0.000 description 4
- 229910052906 cristobalite Inorganic materials 0.000 description 4
- JKWMSGQKBLHBQQ-UHFFFAOYSA-N diboron trioxide Chemical compound O=BOB=O JKWMSGQKBLHBQQ-UHFFFAOYSA-N 0.000 description 4
- 239000000203 mixture Substances 0.000 description 4
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 4
- 239000000377 silicon dioxide Substances 0.000 description 4
- 229910052682 stishovite Inorganic materials 0.000 description 4
- 229910052905 tridymite Inorganic materials 0.000 description 4
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 3
- IKWTVSLWAPBBKU-UHFFFAOYSA-N a1010_sial Chemical compound O=[As]O[As]=O IKWTVSLWAPBBKU-UHFFFAOYSA-N 0.000 description 3
- 229910000413 arsenic oxide Inorganic materials 0.000 description 3
- 229960002594 arsenic trioxide Drugs 0.000 description 3
- 239000012212 insulator Substances 0.000 description 3
- 238000005468 ion implantation Methods 0.000 description 3
- 150000002500 ions Chemical class 0.000 description 3
- MAUMSNABMVEOGP-UHFFFAOYSA-N (methyl-$l^{2}-azanyl)methane Chemical compound C[N]C MAUMSNABMVEOGP-UHFFFAOYSA-N 0.000 description 2
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 2
- 229910052582 BN Inorganic materials 0.000 description 2
- PZNSFCLAULLKQX-UHFFFAOYSA-N Boron nitride Chemical compound N#B PZNSFCLAULLKQX-UHFFFAOYSA-N 0.000 description 2
- 239000002879 Lewis base Substances 0.000 description 2
- 229910006939 Si0.5Ge0.5 Inorganic materials 0.000 description 2
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 2
- MCMNRKCIXSYSNV-UHFFFAOYSA-N Zirconium dioxide Chemical compound O=[Zr]=O MCMNRKCIXSYSNV-UHFFFAOYSA-N 0.000 description 2
- 125000004183 alkoxy alkyl group Chemical group 0.000 description 2
- 125000000217 alkyl group Chemical group 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- 125000004103 aminoalkyl group Chemical group 0.000 description 2
- 229910021417 amorphous silicon Inorganic materials 0.000 description 2
- 125000003118 aryl group Chemical group 0.000 description 2
- AOPJVJYWEDDOBI-UHFFFAOYSA-N azanylidynephosphane Chemical compound P#N AOPJVJYWEDDOBI-UHFFFAOYSA-N 0.000 description 2
- QVQLCTNNEUAWMS-UHFFFAOYSA-N barium oxide Chemical compound [Ba]=O QVQLCTNNEUAWMS-UHFFFAOYSA-N 0.000 description 2
- 150000001639 boron compounds Chemical class 0.000 description 2
- 239000011575 calcium Substances 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 150000001875 compounds Chemical class 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 125000003709 fluoroalkyl group Chemical group 0.000 description 2
- 125000004407 fluoroaryl group Chemical group 0.000 description 2
- 238000002513 implantation Methods 0.000 description 2
- 150000007527 lewis bases Chemical class 0.000 description 2
- 239000011777 magnesium Substances 0.000 description 2
- SOLWORTYZPSMAK-UHFFFAOYSA-N n-[bis(dimethylamino)boranyl]-n-methylmethanamine Chemical compound CN(C)B(N(C)C)N(C)C SOLWORTYZPSMAK-UHFFFAOYSA-N 0.000 description 2
- 230000007935 neutral effect Effects 0.000 description 2
- 229910052757 nitrogen Inorganic materials 0.000 description 2
- 230000000737 periodic effect Effects 0.000 description 2
- 229910052698 phosphorus Inorganic materials 0.000 description 2
- 238000004151 rapid thermal annealing Methods 0.000 description 2
- 229910052761 rare earth metal Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 229910052716 thallium Inorganic materials 0.000 description 2
- 239000010936 titanium Substances 0.000 description 2
- YWWDBCBWQNCYNR-UHFFFAOYSA-N trimethylphosphine Chemical compound CP(C)C YWWDBCBWQNCYNR-UHFFFAOYSA-N 0.000 description 2
- 229910017011 AsBr3 Inorganic materials 0.000 description 1
- 229910017009 AsCl3 Inorganic materials 0.000 description 1
- 229910017216 AsI3 Inorganic materials 0.000 description 1
- OYPRJOBELJOOCE-UHFFFAOYSA-N Calcium Chemical compound [Ca] OYPRJOBELJOOCE-UHFFFAOYSA-N 0.000 description 1
- 229910052684 Cerium Inorganic materials 0.000 description 1
- 229910052692 Dysprosium Inorganic materials 0.000 description 1
- 229910052691 Erbium Inorganic materials 0.000 description 1
- 229910052693 Europium Inorganic materials 0.000 description 1
- 229910052688 Gadolinium Inorganic materials 0.000 description 1
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 1
- 229910004143 HfON Inorganic materials 0.000 description 1
- 229910052689 Holmium Inorganic materials 0.000 description 1
- 229910052765 Lutetium Inorganic materials 0.000 description 1
- FYYHWMGAXLPEAU-UHFFFAOYSA-N Magnesium Chemical compound [Mg] FYYHWMGAXLPEAU-UHFFFAOYSA-N 0.000 description 1
- 229910052779 Neodymium Inorganic materials 0.000 description 1
- 229910020667 PBr3 Inorganic materials 0.000 description 1
- 229910052777 Praseodymium Inorganic materials 0.000 description 1
- 229910052772 Samarium Inorganic materials 0.000 description 1
- 229910052771 Terbium Inorganic materials 0.000 description 1
- 229910052775 Thulium Inorganic materials 0.000 description 1
- 229910010282 TiON Inorganic materials 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- 229910052769 Ytterbium Inorganic materials 0.000 description 1
- 229910006252 ZrON Inorganic materials 0.000 description 1
- 229910052784 alkaline earth metal Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 1
- WATWJIUSRGPENY-UHFFFAOYSA-N antimony atom Chemical compound [Sb] WATWJIUSRGPENY-UHFFFAOYSA-N 0.000 description 1
- 229910052786 argon Inorganic materials 0.000 description 1
- JMBNQWNFNACVCB-UHFFFAOYSA-N arsenic tribromide Chemical compound Br[As](Br)Br JMBNQWNFNACVCB-UHFFFAOYSA-N 0.000 description 1
- OEYOHULQRFXULB-UHFFFAOYSA-N arsenic trichloride Chemical compound Cl[As](Cl)Cl OEYOHULQRFXULB-UHFFFAOYSA-N 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 229910052788 barium Inorganic materials 0.000 description 1
- DSAJWYNOEDNPEQ-UHFFFAOYSA-N barium atom Chemical compound [Ba] DSAJWYNOEDNPEQ-UHFFFAOYSA-N 0.000 description 1
- 229910052790 beryllium Inorganic materials 0.000 description 1
- ATBAMAFKBVZNFJ-UHFFFAOYSA-N beryllium atom Chemical compound [Be] ATBAMAFKBVZNFJ-UHFFFAOYSA-N 0.000 description 1
- 229910052797 bismuth Inorganic materials 0.000 description 1
- JCXGWMGPZLAOME-UHFFFAOYSA-N bismuth atom Chemical compound [Bi] JCXGWMGPZLAOME-UHFFFAOYSA-N 0.000 description 1
- 229910052791 calcium Inorganic materials 0.000 description 1
- BRPQOXSCLDDYGP-UHFFFAOYSA-N calcium oxide Chemical compound [O-2].[Ca+2] BRPQOXSCLDDYGP-UHFFFAOYSA-N 0.000 description 1
- 239000000292 calcium oxide Substances 0.000 description 1
- ODINCKMPIJJUCX-UHFFFAOYSA-N calcium oxide Inorganic materials [Ca]=O ODINCKMPIJJUCX-UHFFFAOYSA-N 0.000 description 1
- CETPSERCERDGAM-UHFFFAOYSA-N ceric oxide Chemical compound O=[Ce]=O CETPSERCERDGAM-UHFFFAOYSA-N 0.000 description 1
- GWXLDORMOJMVQZ-UHFFFAOYSA-N cerium Chemical compound [Ce] GWXLDORMOJMVQZ-UHFFFAOYSA-N 0.000 description 1
- 229910000422 cerium(IV) oxide Inorganic materials 0.000 description 1
- 229910052593 corundum Inorganic materials 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 229910021419 crystalline silicon Inorganic materials 0.000 description 1
- 230000002939 deleterious effect Effects 0.000 description 1
- 239000006185 dispersion Substances 0.000 description 1
- KBQHZAAAGSGFKK-UHFFFAOYSA-N dysprosium atom Chemical compound [Dy] KBQHZAAAGSGFKK-UHFFFAOYSA-N 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- UYAHIZSMUZPPFV-UHFFFAOYSA-N erbium Chemical compound [Er] UYAHIZSMUZPPFV-UHFFFAOYSA-N 0.000 description 1
- OGPBJKLSAFTDLK-UHFFFAOYSA-N europium atom Chemical compound [Eu] OGPBJKLSAFTDLK-UHFFFAOYSA-N 0.000 description 1
- UIWYJDYFSGRHKR-UHFFFAOYSA-N gadolinium atom Chemical compound [Gd] UIWYJDYFSGRHKR-UHFFFAOYSA-N 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 229910052735 hafnium Inorganic materials 0.000 description 1
- VBJZVLUMGGDVMO-UHFFFAOYSA-N hafnium atom Chemical compound [Hf] VBJZVLUMGGDVMO-UHFFFAOYSA-N 0.000 description 1
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(IV) oxide Inorganic materials O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- KJZYNXUDTRRSPN-UHFFFAOYSA-N holmium atom Chemical compound [Ho] KJZYNXUDTRRSPN-UHFFFAOYSA-N 0.000 description 1
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 1
- 229910052746 lanthanum Inorganic materials 0.000 description 1
- FZLIPJUXYLNCLC-UHFFFAOYSA-N lanthanum atom Chemical compound [La] FZLIPJUXYLNCLC-UHFFFAOYSA-N 0.000 description 1
- MRELNEQAGSRDBK-UHFFFAOYSA-N lanthanum oxide Inorganic materials [O-2].[O-2].[O-2].[La+3].[La+3] MRELNEQAGSRDBK-UHFFFAOYSA-N 0.000 description 1
- OHSVLFRHMCKCQY-UHFFFAOYSA-N lutetium atom Chemical compound [Lu] OHSVLFRHMCKCQY-UHFFFAOYSA-N 0.000 description 1
- 229910052749 magnesium Inorganic materials 0.000 description 1
- 239000000395 magnesium oxide Substances 0.000 description 1
- CPLXHLVBOLITMK-UHFFFAOYSA-N magnesium oxide Inorganic materials [Mg]=O CPLXHLVBOLITMK-UHFFFAOYSA-N 0.000 description 1
- AXZKOIWUVFPNLO-UHFFFAOYSA-N magnesium;oxygen(2-) Chemical compound [O-2].[Mg+2] AXZKOIWUVFPNLO-UHFFFAOYSA-N 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- QEFYFXOXNSNQGX-UHFFFAOYSA-N neodymium atom Chemical compound [Nd] QEFYFXOXNSNQGX-UHFFFAOYSA-N 0.000 description 1
- 230000001590 oxidative effect Effects 0.000 description 1
- KTUFCUMIWABKDW-UHFFFAOYSA-N oxo(oxolanthaniooxy)lanthanum Chemical compound O=[La]O[La]=O KTUFCUMIWABKDW-UHFFFAOYSA-N 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- IPNPIHIZVLFAFP-UHFFFAOYSA-N phosphorus tribromide Chemical compound BrP(Br)Br IPNPIHIZVLFAFP-UHFFFAOYSA-N 0.000 description 1
- FAIAAWCVCHQXDN-UHFFFAOYSA-N phosphorus trichloride Chemical compound ClP(Cl)Cl FAIAAWCVCHQXDN-UHFFFAOYSA-N 0.000 description 1
- XHXFXVLFKHQFAL-UHFFFAOYSA-N phosphoryl trichloride Chemical compound ClP(Cl)(Cl)=O XHXFXVLFKHQFAL-UHFFFAOYSA-N 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- PUDIUYLPXJFUGB-UHFFFAOYSA-N praseodymium atom Chemical compound [Pr] PUDIUYLPXJFUGB-UHFFFAOYSA-N 0.000 description 1
- 150000002910 rare earth metals Chemical class 0.000 description 1
- KZUNJOHGWZRPMI-UHFFFAOYSA-N samarium atom Chemical compound [Sm] KZUNJOHGWZRPMI-UHFFFAOYSA-N 0.000 description 1
- 229910052706 scandium Inorganic materials 0.000 description 1
- SIXSYDAISGFNSX-UHFFFAOYSA-N scandium atom Chemical compound [Sc] SIXSYDAISGFNSX-UHFFFAOYSA-N 0.000 description 1
- VSZWPYCFIRKVQL-UHFFFAOYSA-N selanylidenegallium;selenium Chemical compound [Se].[Se]=[Ga].[Se]=[Ga] VSZWPYCFIRKVQL-UHFFFAOYSA-N 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 229910052712 strontium Inorganic materials 0.000 description 1
- CIOAGBVUUVVLOB-UHFFFAOYSA-N strontium atom Chemical compound [Sr] CIOAGBVUUVVLOB-UHFFFAOYSA-N 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- PBCFLUZVCVVTBY-UHFFFAOYSA-N tantalum pentoxide Inorganic materials O=[Ta](=O)O[Ta](=O)=O PBCFLUZVCVVTBY-UHFFFAOYSA-N 0.000 description 1
- GZCRRIHWUXGPOV-UHFFFAOYSA-N terbium atom Chemical compound [Tb] GZCRRIHWUXGPOV-UHFFFAOYSA-N 0.000 description 1
- BKVIYDNLLOSFOA-UHFFFAOYSA-N thallium Chemical compound [Tl] BKVIYDNLLOSFOA-UHFFFAOYSA-N 0.000 description 1
- FRNOGLGSGLTDKL-UHFFFAOYSA-N thulium atom Chemical compound [Tm] FRNOGLGSGLTDKL-UHFFFAOYSA-N 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 229910001931 tungsten(III) oxide Inorganic materials 0.000 description 1
- 230000005641 tunneling Effects 0.000 description 1
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 1
- 229910001845 yogo sapphire Inorganic materials 0.000 description 1
- NAWDYIZEMPQZHO-UHFFFAOYSA-N ytterbium Chemical compound [Yb] NAWDYIZEMPQZHO-UHFFFAOYSA-N 0.000 description 1
- 229910052727 yttrium Inorganic materials 0.000 description 1
- VWQVUPCCIRVNHF-UHFFFAOYSA-N yttrium atom Chemical compound [Y] VWQVUPCCIRVNHF-UHFFFAOYSA-N 0.000 description 1
- RUDFQVOCFDJEEF-UHFFFAOYSA-N yttrium(III) oxide Inorganic materials [O-2].[O-2].[O-2].[Y+3].[Y+3] RUDFQVOCFDJEEF-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/22—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities
- H01L21/225—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities using diffusion into or out of a solid from or into a solid phase, e.g. a doped oxide layer
- H01L21/2251—Diffusion into or out of group IV semiconductors
- H01L21/2254—Diffusion into or out of group IV semiconductors from or through or into an applied layer, e.g. photoresist, nitrides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/322—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to modify their internal properties, e.g. to produce internal imperfections
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02172—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
- H01L21/02175—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
- H01L21/0228—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition deposition by cyclic CVD, e.g. ALD, ALE, pulsed CVD
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/22—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities
- H01L21/225—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities using diffusion into or out of a solid from or into a solid phase, e.g. a doped oxide layer
- H01L21/2251—Diffusion into or out of group IV semiconductors
- H01L21/2254—Diffusion into or out of group IV semiconductors from or through or into an applied layer, e.g. photoresist, nitrides
- H01L21/2255—Diffusion into or out of group IV semiconductors from or through or into an applied layer, e.g. photoresist, nitrides the applied layer comprising oxides only, e.g. P2O5, PSG, H3BO3, doped oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/22—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities
- H01L21/225—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities using diffusion into or out of a solid from or into a solid phase, e.g. a doped oxide layer
- H01L21/2251—Diffusion into or out of group IV semiconductors
- H01L21/2254—Diffusion into or out of group IV semiconductors from or through or into an applied layer, e.g. photoresist, nitrides
- H01L21/2255—Diffusion into or out of group IV semiconductors from or through or into an applied layer, e.g. photoresist, nitrides the applied layer comprising oxides only, e.g. P2O5, PSG, H3BO3, doped oxides
- H01L21/2256—Diffusion into or out of group IV semiconductors from or through or into an applied layer, e.g. photoresist, nitrides the applied layer comprising oxides only, e.g. P2O5, PSG, H3BO3, doped oxides through the applied layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/324—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1025—Channel region of field-effect devices
- H01L29/1029—Channel region of field-effect devices of field-effect transistors
- H01L29/1033—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
- H01L29/105—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure with vertical doping variation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66545—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66575—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate
- H01L29/6659—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate with both lightly doped source and drain extensions and source and drain self-aligned to the sides of the gate, e.g. lightly doped drain [LDD] MOSFET, double diffused drain [DDD] MOSFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/739—Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
- H01L29/7391—Gated diode structures
Definitions
- the present invention generally relates to semiconductor devices and methods for forming the same, and more particularly to ultra-shallow dopant region formation by solid phase diffusion from a dopant layer into a substrate layer.
- the semiconductor industry is characterized by a trend toward fabricating larger and more complex circuits on a given semiconductor chip.
- the larger and more complex circuits are achieved by reducing the size of individual devices within the circuits and spacing the devices closer together.
- MOS metal oxide semiconductor
- bipolar transistor As the dimensions of the individual components within a device such as a metal oxide semiconductor (MOS) or bipolar transistor are reduced and the device components brought closer together, improved electrical performance can be obtained.
- MOS metal oxide semiconductor
- bipolar transistor are reduced and the device components brought closer together, improved electrical performance can be obtained.
- the junction depth of doped regions formed in the semiconductor substrate must also be reduced.
- the formation of shallow junctions having a uniform doping profile and a high surface concentration has proven to be very difficult.
- a commonly used technique is to implant dopant atoms into the substrate with an ion implantation apparatus. Using ion implantation, the high energy dopant atoms bombard the surface of the substrate at high velocity and are driven into the substrate. While this method has proven effective for the formation of doped regions having moderately deep junctions, the formation of ultra-shallow junctions using ion implantation is extremely difficult.
- Both the path of the energized dopant atoms within the substrate and the implant uniformity are difficult to control at the low energies necessary to form shallow implanted junctions.
- the implantation of energized dopant atoms damages the crystal lattice in the substrate which is difficult to repair. Dislocations resulting from the lattice damage can easily spike across a shallow junction giving rise to current leakage across the junction.
- the implantation of p-type dopants such as boron, which diffuse rapidly in silicon results in excessive dispersion of dopant atoms after they are introduced into the substrate. It then becomes difficult to form a highly confined concentration of p-type dopant atoms in a specified area in the substrate and especially at the surface of the substrate.
- new device structures for transistors and memory devices are being implemented that utilize doped three-dimensional structures.
- Examples of such devices include, but are not limited to, FinFETs, tri-gate FETs, recessed channel transistors (RCATs), and embedded dynamic random access memory (EDRAM) trenches.
- Ion implant processes are effectively line of site and therefore require special substrate orientations to dope fin and trench structures uniformly.
- shadowing effects make uniform doping of fin structures extremely difficult or even impossible by ion implant techniques.
- Embodiments of the present invention provide a method for forming ultra-shallow doping regions that overcomes several of these difficulties.
- a plurality of embodiments for ultra-shallow boron dopant region formation by solid phase diffusion from a boron dopant layer into a substrate layer is described.
- the dopant regions may be formed in planar substrates, in raised features on substrates, or in recessed features in substrates.
- a method for forming an ultra-shallow boron (B) dopant region in a substrate.
- the method includes depositing, by atomic layer deposition (ALD), a boron dopant layer in direct contact with the substrate, the boron dopant layer containing an oxide, a nitride, or an oxynitride formed by alternating gaseous exposures of a boron amide precursor or an organoboron precursor and a reactant gas.
- the method further includes patterning the boron dopant layer, and forming the ultra-shallow boron dopant region in the substrate by diffusing boron from the patterned boron dopant layer into the substrate by a thermal treatment.
- a method for forming an ultra-shallow boron (B) dopant region in a raised feature or in a recessed feature in a substrate.
- a method for forming an ultra-shallow boron (B) dopant region in a substrate.
- the method includes depositing, by atomic layer deposition (ALD), a boron dopant layer in direct contact with the substrate, the boron dopant layer having a thickness of 4 nm or less and containing an oxide, a nitride, or an oxynitride formed by alternating gaseous exposures of a boron amide precursor or an organoboron precursor and a reactant gas, and depositing a cap layer on the patterned boron dopant layer.
- ALD atomic layer deposition
- the method further includes patterning the boron dopant layer and the cap layer, forming the ultra-shallow boron dopant region in the substrate by diffusing boron from the patterned boron dopant layer into the substrate by a thermal treatment, and removing the patterned boron dopant layer and the patterned cap layer from the substrate.
- FIGS. 1A-1E show schematic cross-sectional views of a process flow for forming an ultra-shallow dopant region in a substrate according to an embodiment of the invention
- FIGS. 2A-2E show schematic cross-sectional views of a process flow for forming ultra-shallow dopant regions in a substrate according to another embodiment of the invention
- FIGS. 3A-3D show schematic cross-sectional views of a process flow for forming ultra-shallow dopant regions in a substrate according to yet another embodiment of the invention
- FIGS. 4A-4F show schematic cross-sectional views of a process flow for forming ultra-shallow dopant regions in a substrate according to still another embodiment of the invention.
- FIGS. 5A-5E show schematic cross-sectional views of a process flow for forming ultra-shallow dopant regions in a substrate according to another embodiment of the invention
- FIG. 6A shows a schematic cross-sectional view of a raised feature that embodiments of the invention may be applied to.
- FIG. 6B shows a schematic cross-sectional view of a conformal dopant layer deposited on the raised feature of FIG. 6A .
- FIG. 7A shows a schematic cross-sectional view of a recessed feature that embodiments of the invention may be applied to.
- FIG. 7B shows a schematic cross-sectional view of a conformal dopant layer deposited in the recessed feature of FIG. 7B .
- the dopant regions can include, for example, ultra-shallow source-drain extensions for planar transistors, FinFETs, or tri-gate FETs.
- Other applications of ultra-shallow dopant region formation can include channel doping in replacement gate process flows, and for FinFET, or extremely thin silicon on insulator (ET-SOI) devices.
- Devices with extremely thin alternative semiconductor channels may also be doped using the disclosed method, for instance germanium on insulator devices (GeOI) or Ge FinFETs, and III-V channel devices such as GaAs, InGaAs, or InGaSb FinFETs.
- germanium on insulator devices GeOI
- Ge FinFETs Ge FinFETs
- III-V channel devices such as GaAs, InGaAs, or InGaSb FinFETs.
- devices formed in amorphous Si or polycrystalline Si layers, such as EDRAM devices may utilize the disclosed method to adjust the Si doping level.
- FIGS. 1A-1E show schematic cross-sectional views of a process flow for forming an ultra-shallow dopant region in a substrate according to an embodiment of the invention.
- FIG. 1A shows a schematic cross-sectional view of substrate 100 .
- the substrate 100 can be of any size, for example a 200 mm substrate, a 300 mm substrate, or an even larger substrate.
- the substrate 100 can contain Si, for example crystalline Si, polycrystalline Si, or amorphous Si.
- the substrate 102 can be a tensile-strained Si layer.
- the substrate 100 may contain Ge or Si x Ge 1-x compounds, where x is the atomic fraction of Si, 1 ⁇ x is the atomic fraction of Ge, and 0 ⁇ x ⁇ 1.
- Exemplary Si x Ge 1-x compounds include Si 0.1 Ge 0.9 , Si 0.2 Ge 0.8 , Si 0.3 Ge 0.7 , Si 0.4 Ge 0.6 , Si 0.5 Ge 0.5 , Si 0.6 Ge 0.4 , Si 0.7 Ge 0.3 , Si 0.8 Ge 0.2 , and Si 0.9 Ge 0.1 .
- the substrate 100 can be a compressive-strained Ge layer or a tensile-strained Si x Ge 1-x (x>0.5) deposited on a relaxed Si 0.5 Ge 0.5 buffer layer.
- the substrate 100 can include a silicon-on-insulator (SOI).
- FIG. 1B shows a dopant layer 102 that may be deposited by atomic layer deposition (ALD) in direct contact with the substrate 100 , and thereafter a cap layer 104 may be deposited on the dopant layer 102 .
- the cap layer 104 may be omitted from the film structures in FIGS. 1B-1D .
- the dopant layer 102 can include an oxide layer (e.g., SiO 2 ), a nitride layer (e.g., SiN), or an oxynitride layer (e.g., SiON), or a combination of two or more thereof.
- the dopant layer 102 can include one or more dopants from Group IIIA of the Periodic Table of the Elements: boron (B), aluminum (Al), gallium (Ga), indium (In), and thallium (Tl); and Group VA: nitrogen (N), phosphorous (P), arsenic (As), antimony (Sb), and bismuth (Bi).
- the dopant layer 102 can contain low dopant levels, for example between about 0.5 and about 5 atomic % dopant.
- the dopant layer 102 can contain medium dopant levels, for example between about 5 and about 20 atomic % dopant.
- the dopant layer can contain high dopant levels, for example greater than 20 atomic percent dopant.
- a thickness of the dopant layer 102 can be 4 nanometers (nm) or less, for example between 1 nm and 4 nm, between 2 nm and 4 nm, or between 3 nm and 4 nm. However, other thicknesses may be used.
- the dopant layer 102 can contain or consist of a doped high-k dielectric material in the form of an oxide layer, a nitride layer, or an oxynitride layer.
- the dopants in the high-k dielectric material may be selected from the list of dopants above.
- the high-k dielectric material can contain one or more metal elements selected from alkaline earth elements, rare earth elements, Group IIIA, Group IVA, and Group IVB elements of the Periodic Table of the Elements.
- Alkaline earth metal elements include beryllium (Be), magnesium (Mg), calcium (Ca), strontium (Sr), and barium (Ba).
- Exemplary oxides include magnesium oxide, calcium oxide, and barium oxide, and combinations thereof.
- Rare earth metal elements may be selected from the group of scandium (Sc), yttrium (Y), lutetium (Lu), lanthanum (La), cerium (Ce), praseodymium (Pr), neodymium (Nd), samarium (Sm), europium (Eu), gadolinium (Gd), terbium (Tb), dysprosium (Dy), holmium (Ho), erbium (Er), thulium (Tm), and ytterbium (Yb).
- the Group IVB elements include titanium (Ti), hafnium (Hf), and zirconium (Zr).
- the high-k dielectric material may contain HfO 2 , HfON, HfSiON, ZrO 2 , ZrON, ZrSiON, TiO 2 , TiON, Al 2 O 3 , La 2 O 3 , W 2 O 3 , CeO 2 , Y 2 O 3 , or Ta 2 O 5 , or a combination of two or more thereof.
- HfO 2 , HfON, HfSiON, ZrO 2 , ZrON, ZrSiON, TiO 2 , TiON, Al 2 O 3 , La 2 O 3 , W 2 O 3 , CeO 2 , Y 2 O 3 , or Ta 2 O 5 or a combination of two or more thereof.
- Precursor gases that may be used in ALD of high-k dielectric materials are described in U.S. Pat. No. 7,772,073, the entire contents of which are hereby incorporated by reference.
- the cap layer 104 may be an oxide layer, a nitride layer, or oxynitride layer, and can include Si and/or one or more of the high-k dielectric materials described above.
- the cap layer 104 may be deposited by chemical vapor deposition (CVD), or ALD, for example.
- a thickness of the cap layer 104 can be between 1 nm and 100 nm, between 2 nm and 50 nm, or between 2 nm and 20 nm.
- film structure depicted in FIG. 1B may be patterned to form the patterned films structure schematically shown in FIG. 1C .
- conventional photolithographic patterning and etching methods may be used to form the patterned dopant layer 106 and the patterned cap layer 108 .
- the patterned film structure in FIG. 1C may be thermally treated to diffuse a dopant 110 (e.g., B, Al, Ga, In, Tl, N, P, As, Sb, or Bi) from the patterned dopant layer 106 into the substrate 100 and form an ultra-shallow dopant region 112 in the substrate 100 underneath the patterned dopant layer 106 ( FIG. 1D ).
- the thermal treatment can include heating the substrate 100 in an inert atmosphere (e.g., argon (Ar) or nitrogen (N 2 )) or in an oxidizing atmosphere (e.g., oxygen (O 2 ) or water (H 2 O)) to a temperature between 100° C. and 1000° C. for between 10 seconds and 10 minutes.
- an inert atmosphere e.g., argon (Ar) or nitrogen (N 2 )
- an oxidizing atmosphere e.g., oxygen (O 2 ) or water (H 2 O)
- thermal treating examples include substrate temperatures between 100° C. and 500° C., between 200° C. and 500° C., between 300° C. and 500° C., and between 400° C. and 500° C.
- Other examples include substrate temperatures between 500° C. and 1000° C., between 600° C. and 1000° C., between 700° C. and 1000° C., between 800° C. and 1000° C., and between 900° C. and 1000° C.
- the thermal treating may include rapid thermal annealing (RTA), a spike anneal, or a laser spike anneal.
- a thickness of the ultra-shallow dopant region 112 can be between 1 nm and 10 nm or between 2 nm and 5 nm.
- the lower boundary of the ultra-shallow dopant region 112 in the substrate 100 may not be abrupt but rather characterized by gradual decrease in dopant concentration.
- the patterned dopant layer 106 and the patterned cap layer 108 may be removed using a dry etching process or a wet etching process.
- the resulting structure is depicted in FIG. 1E .
- a dry or wet cleaning process may be performed to remove any etch residues from the substrate 100 following the thermal treatment.
- the dopant layer 102 may be patterned to form the patterned dopant layer 106 , and thereafter, a cap layer may be conformally deposited over the patterned dopant layer 106 . Subsequently the film structure in may be further processed as described in FIGS. 1D-1E to form the ultra-shallow dopant region 112 in the substrate 100 .
- FIG. 6A shows a schematic cross-sectional view of a raised feature 601 that embodiments of the invention may be applied to.
- the exemplary raised feature 601 is formed on the substrate 600 .
- the material of the substrate 600 and the raised feature 601 may include one or more of the materials described above for substrate 100 in FIG. 1A .
- the substrate 600 and the raised feature 601 can contain or consist of the same material (e.g., Si).
- Si e.g., Si
- FIG. 6B shows a schematic cross-sectional view of a conformal dopant layer 602 deposited on the raised feature 601 of FIG. 6A .
- the material of the conformal dopant layer 602 may include one or more of the materials described above for dopant layer 102 in FIG. 1B .
- the film structure in FIG. 6B may subsequently be processed similar to that described in FIG.
- 1C-1E including, for example, depositing a cap layer (not shown) on the dopant layer 602 , patterning the dopant layer 602 (not shown) and the cap layer (not shown) as desired, thermally treating the patterned layer dopant layer (not shown) to diffuse a dopant from the patterned dopant layer (not shown) into the substrate 600 and/or into the raised feature 601 , and removing the patterned dopant layer (not shown) and the patterned cap layer (not shown).
- FIG. 7A shows a schematic cross-sectional view of a recessed feature 701 that embodiments of the invention may be applied to.
- the exemplary recessed feature 701 is formed in the substrate 700 .
- the material of the substrate 700 may include one or more of the materials described above for substrate 100 in FIG. 1A .
- the substrate 600 can contain or consist of Si. Those skilled in the art will readily appreciate that embodiments of the invention may be applied to other simple or complex recessed features on a substrate.
- FIG. 7B shows a schematic cross-sectional view of a conformal dopant layer 702 deposited in the recessed feature 701 of FIG. 7A .
- the material of the conformal dopant layer 702 may include one or more of the materials described above for dopant layer 102 in FIG. 1B .
- the film structure in FIG. 7B may subsequently be processed similar to that described in FIG.
- 1C-1E including, for example, depositing a cap layer (not shown) on the dopant layer 702 , patterning the dopant layer 702 (not shown) and the cap layer (not shown) as desired, thermally treating the patterned layer dopant layer (not shown) to diffuse a dopant from the patterned dopant layer (not shown) into the substrate 700 in the recessed feature 701 , and removing the patterned dopant layer (not shown) and the patterned cap layer (not shown).
- FIGS. 2A-2E show schematic cross-sectional views of a process flow for forming an ultra-shallow dopant region in a substrate according to another embodiment of the invention.
- One or more of the materials e.g., substrate, dopant layer, dopants, and cap layer compositions
- processing conditions e.g., deposition methods and thermal treating conditions
- layer thicknesses described above in reference to FIGS. 1A-1E may readily be used in the embodiment schematically described in FIGS. 2A-2E .
- FIG. 2A shows a schematic cross-sectional view of substrate 200 .
- FIG. 2B shows a patterned mask layer 202 formed on the substrate 200 to define a dopant window (well) 203 in the patterned mask layer 202 above the substrate 200 .
- the patterned mask layer 202 may, for example, be a nitride hard mask (e.g., SiN hard mask) that can be formed using conventional photolithographic patterning and etching methods.
- FIG. 2C shows a dopant layer 204 deposited by ALD in direct contact with the substrate 200 in the dopant window 203 and on the patterned mask layer 202 , and a cap layer 206 be deposited on the dopant layer 204 .
- the dopant layer 204 can contain a n-type dopant or a p-type dopant.
- the cap layer 206 may be omitted from the film structures in FIGS. 2C-2D .
- the film structure in FIG. 2C may be thermally treated to diffuse a dopant 208 from the dopant layer 204 into the substrate 200 and form an ultra-shallow dopant region 210 in the substrate 200 underneath the dopant layer 204 in the dopant window 203 ( FIG. 2D ).
- a thickness of the ultra-shallow dopant region 210 can be between 1 nm and 10 nm or between 2 nm and 5 nm.
- the lower boundary of the ultra-shallow dopant region 210 in the substrate 200 may not be abrupt but rather characterized by gradual decrease in dopant concentration.
- the patterned mask layer 202 , the dopant layer 204 , and the cap layer 206 may be removed using a dry etching process or a wet etching process ( FIG. 2E ). Additionally, a dry or wet cleaning process may be performed to remove any etch residues from the substrate 200 following the thermal treatment.
- FIGS. 3A-3D show schematic cross-sectional views of a process flow for forming ultra-shallow dopant regions in a substrate according to yet another embodiment of the invention.
- the process flow shown in FIGS. 3A-3D can, for example, include channel doping in planar SOI, FinFET, or ET SOI. Further, the process flow may be utilized for forming self-aligned ultra-shallow source/drain extensions.
- One or more of the materials e.g., substrate, dopant layer, dopants, and cap layer compositions
- processing conditions e.g., deposition methods and thermal treating conditions
- layer thicknesses described above in reference to FIGS. 1A-1E may readily be used in the embodiment schematically described in FIGS. 3A-3D .
- FIG. 3A shows a schematic cross-sectional view of a film structure similar to that of FIG. 1C and contains a patterned first dopant layer 302 directly in contact with a substrate 300 and a patterned cap layer 304 on the patterned first dopant layer 302 .
- the patterned first dopant layer 302 can contain a n-type dopant or a p-type dopant.
- FIG. 3B shows a second dopant layer 306 that may be conformally deposited over the patterned cap layer 304 and directly on the substrate 300 adjacent the patterned first dopant layer 302 , and a second cap layer 308 deposited over the second dopant layer 306 .
- the second cap layer 308 may be omitted from the film structures in FIGS. 3B-3C .
- the second dopant layer 306 can contain a n-type dopant or a p-type dopant with the proviso that second dopant layer 306 does not contain the same dopant as the patterned first dopant layer 302 and that only one of the patterned first dopant layer 302 and the second dopant layer 306 contains a p-type dopant and only one of the patterned first dopant layer 302 and the second dopant layer 306 contains a n-type dopant.
- the film structure in FIG. 3B may be thermally treated to diffuse a first dopant 310 from the patterned first dopant layer 302 into the substrate 300 to form a first ultra-shallow dopant region 312 in the substrate 300 underneath the patterned first dopant layer 302 . Further, the thermal treatment diffuses a second dopant 314 from the second dopant layer 306 into the substrate 300 to form a second ultra-shallow dopant region 316 in the substrate 300 underneath the second dopant layer 306 ( FIG. 3C ).
- the first patterned dopant layer 302 , patterned cap layer 304 , second dopant layer 306 , and second cap layer 308 may be removed using a dry etching process or a wet etching process ( FIG. 3D ). Additionally, a cleaning process may be performed to remove any etch residues from the substrate 300 following the thermal treatment.
- FIGS. 4A-4F show schematic cross-sectional views of a process flow for forming ultra-shallow dopant regions in a substrate according to still another embodiment of the invention.
- the process flow shown in FIGS. 4A-4E may, for example, be utilized in a process for forming a gate last dummy transistor with self-aligned source/drain extensions.
- One or more of the materials e.g., substrate, dopant layer, dopants, and cap layer compositions
- processing conditions e.g., deposition methods and thermal treating conditions
- layer thicknesses described above in reference to FIGS. 1A-1E may readily be used in the embodiment schematically FIGS. 4A-4F .
- FIG. 4A shows a schematic cross-sectional view of a film structure containing a patterned first dopant layer 402 on a substrate 400 , a patterned cap layer 404 on the patterned first dopant layer 402 , and patterned dummy gate electrode layer 406 (e.g., poly-Si) on the patterned cap layer 404 .
- the patterned first dopant layer 402 can contain a n-type dopant or a p-type dopant.
- the patterned cap layer 404 may be omitted from the film structures in FIGS. 4A-4E .
- FIG. 4B schematically shows a first sidewall spacer layer 408 abutting the patterned dummy gate electrode layer 406 , the patterned cap layer 404 , and the patterned first dopant layer 402 .
- the first sidewall spacer layer 408 may contain an oxide (e.g., SiO 2 ) or a nitride (e.g., SiN), and may be formed by depositing a conformal layer over the film structure in FIG. 4A and anisotropically etching the conformal layer.
- FIG. 4C shows a second dopant layer 410 that may be conformally deposited over the film structure shown in FIG. 4B , including in direct contact with the substrate 400 adjacent the first sidewall spacer layer 408 . Further, a second cap layer 420 is conformally deposited over the second dopant layer 410 .
- the second dopant layer 410 can contain a n-type dopant or a p-type dopant with the proviso that the second dopant layer 410 does not contain the same dopant as the patterned first dopant layer 402 and that only one of the patterned first dopant layer 402 and the second dopant layer 410 contains a p-type dopant and only one of the patterned first dopant layer 402 and the second dopant layer 410 contains a n-type dopant.
- the second cap layer 420 may be omitted from the film structures in FIGS. 4C-4D .
- the film structure in FIG. 4C may be thermally treated to diffuse a first dopant 412 from the patterned first dopant layer 402 into the substrate 400 and form a first ultra-shallow dopant region 414 in the substrate 400 underneath the patterned first dopant layer 402 . Further, the thermal treatment diffuses a second dopant 416 from the second dopant layer 410 into the substrate 400 to form a second ultra-shallow dopant region 418 underneath the second dopant layer 410 in direct contact with the substrate 400 to form a second ultra-shallow dopant region 418 in the substrate 400 .
- the second dopant layer 410 and the second cap layer 420 may be removed using a dry etching process or a wet etching process to form the film structure schematically shown in FIG. 4E . Additionally, a cleaning process may be performed to remove any etch residues from the substrate 400 following the thermal treatment.
- a second sidewall spacer layer 422 may be formed abutting the first sidewall spacer layer 408 .
- the second sidewall spacer layer 422 may contain an oxide (e.g., SiO 2 ) or a nitride (e.g., SiN), and may be formed by depositing a conformal layer over the film structure and anisotropically etching the conformal layer.
- the film structure shown in FIG. 4F may be further processed.
- the further processing can include forming additional source/drain extensions or performing a replacement gate process flow that includes ion implants, liner deposition, etc.
- FIGS. 5A-5E show schematic cross-sectional views of a process flow for forming ultra-shallow dopant regions in a substrate according to another embodiment of the invention.
- the process flow shown in FIGS. 5A-5E may, for example, be utilized in a process for forming a spacer-defined P-i-N junction for band-to-band tunneling transistor.
- One or more of the materials e.g., substrate, dopant layer, dopants, and cap layer compositions
- processing conditions e.g., deposition methods and thermal treating conditions
- layer thicknesses described above in reference to FIGS. 1A-1E may readily be used in the embodiment schematically FIGS. 5A-5E .
- FIG. 5A shows a schematic cross-sectional view of a film structure that contains a patterned layer 502 (e.g., oxide, nitride, or oxynitride layer) on a substrate 500 and a patterned cap layer 504 (e.g., poly-Si) on the patterned layer 502 .
- FIG. 5A further shows a sidewall spacer layer 506 abutting the substrate 500 , the patterned cap layer 504 , and the patterned layer 502 .
- the sidewall spacer layer 506 may contain an oxide (e.g., SiO 2 ) or a nitride (e.g., SiN), and may be formed by depositing a conformal layer and anisotropically etching the conformal layer.
- FIG. 5B shows a schematic cross-sectional view of a first dopant layer 508 containing a first dopant deposited by ALD in direct contact with the substrate 500 adjacent the sidewall spacer layer 506 and a first cap layer 510 (e.g., an oxide layer) deposited on the first dopant layer 508 .
- the resulting film structure may be planarized (e.g., by chemical mechanical polishing, CMP) to form the film structure shown in FIG. 5B .
- the patterned layer 502 and the patterned cap layer 504 may be removed using a dry etching process or a wet etching process.
- a second dopant layer 512 containing a second dopant may be deposited in direct contact with the substrate 500 and a second cap layer 514 (e.g., an oxide layer) deposited on the second dopant layer 512 .
- the resulting film structure may be planarized (e.g., by CMP) to form the planarized film structure shown in FIG. 5C .
- the first dopant layer 508 and the second dopant layer 512 can contain a n-type dopant or a p-type dopant with the proviso that the first dopant layer 508 and the second dopant layer 512 do not contain the same dopant and only one of the first dopant layer 508 and the second dopant layer 512 contains a p-type dopant and only one of the first dopant layer 508 and the second dopant layer 512 contains a n-type dopant.
- the film structure in FIG. 5C may be thermally treated to diffuse a first dopant 516 from the first dopant layer 508 into the substrate 500 and form a first ultra-shallow dopant region 518 in the substrate 500 underneath the first dopant layer 508 .
- the thermal treatment diffuses a second dopant 520 from the second dopant layer 512 into the substrate 500 to form a second ultra-shallow dopant region 522 underneath the second dopant layer 512 to form a second ultra-shallow dopant region 522 in the substrate 500 ( FIG. 5D ).
- FIG. 5E shows the spacer defined first and second ultra-shallow dopant regions 518 and 522 in the substrate 500 .
- a boron dopant layer may include boron oxide, boron nitride, or boron oxynitride.
- the boron dopant layer can contain or consist of a boron doped high-k material in the form of an oxide layer, a nitride layer, or an oxynitride layer.
- a boron oxide dopant layer may be deposited by ALD by a) providing a substrate in a process chamber configured for performing an ALD process, b) exposing the substrate to a vapor phase boron amide or an organoborane precursor, c) purging/evacuating the process chamber, d) exposing the substrate to a reactant gas containing H 2 O, O 2 , or O 3 , a combination thereof, e) purging/evacuating the process chamber, and f) repeating steps b)-e) any number of times until the boron oxide dopant layer has a desired thickness.
- a boron nitride dopant layer may be deposited using a reactant gas containing NH 3 in step d), or a boron oxynitride dopant layer may be deposited using in step d) a reactant gas containing 1) H 2 O, O 2 , or O 3 , and NH 3 , or 2) NO, NO 2 , or N 2 O, and optionally one or more of H 2 O, O 2 , O 3 , and NH 3 .
- the boron amide may be include a boron compound of the form L n B(NR 1 R 2 ) 3 where L is a neutral Lewis base, n is 0 or 1, and each of R 1 and R 2 may be selected from alkyls, aryls, fluoroalkyls, fluoroaryls, alkoxyalkyls, and aminoalkyls.
- R 1 and R 2 may be selected from alkyls, aryls, fluoroalkyls, fluoroaryls, alkoxyalkyls, and aminoalkyls.
- Examples of boron amides include B(NMe 2 ) 3 , (Me 3 )B(NMe 2 ) 3 , and B[N(CF 3 ) 2 ] 3 .
- the organoborane may include a boron compound of the form L n BR 1 R 2 R 3 where L is a neutral Lewis base, n is 0 or 1, and each of R 1 , R 2 and R 3 may be selected from alkyls, aryls, fluoroalkyls, fluoroaryls, alkoxyalkyls, and aminoalkyls.
- boron amides include BMe 3 , (Me 3 N)BMe 3 , B(CF 3 ) 3 , and (Me 3 N)B(C 6 F 3 ).
- an arsenic dopant layer may include arsenic oxide, arsenic nitride, or arsenic oxynitride.
- the arsenic dopant layer can contain or consist of an arsenic doped high-k material in the form of an oxide layer, a nitride layer, or an oxynitride layer.
- an arsenic oxide dopant layer may be deposited by ALD by a) providing a substrate in a process chamber configured for performing an ALD process, b) exposing the substrate to a vapor phase precursor containing arsenic, c) purging/evacuating the process chamber, d) exposing the substrate to H 2 O, O 2 , or O 3 , a combination thereof, e) purging/evacuating the process chamber, and f) repeating steps b)-e) any number of times until the arsenic oxide dopant layer has a desired thickness.
- an arsenic nitride dopant layer may be deposited using NH 3 in step d), or an arsenic oxynitride dopant layer may be deposited using in step d): 1) H 2 O, O 2 , or O 3 , and NH 3 , or 2) NO, NO 2 , or N 2 O, and optionally one or more of H 2 O, O 2 , O 3 , and NH 3 .
- the vapor phase precursor containing arsenic can include an arsenic halide, for example AsCl 3 , AsBr 3 , or AsI 3 .
- a phosphorous dopant layer may include phosphorous oxide, phosphorous nitride, or phosphorous oxynitride.
- the phosphorous dopant layer can contain or consist of a phosphorous doped high-k material in the form of an oxide layer, a nitride layer, or an oxynitride layer.
- a phosphorous oxide dopant layer may be deposited by ALD by a) providing a substrate in a process chamber configured for performing an ALD process, b) exposing the substrate to a vapor phase precursor containing phosphorous, c) purging/evacuating the process chamber, d) exposing the substrate to a reactant gas containing H 2 O, O 2 , or O 3 , a combination thereof, e) purging/evacuating the process chamber, and f) repeating steps b)-e) any number of times until the boron oxide dopant layer has a desired thickness.
- a phosphorous nitride dopant layer may be deposited using a reactant gas containing NH 3 in step d), or a phosphorous oxynitride dopant layer may be deposited using a reactant gas containing in step d): 1) H 2 O, O 2 , or O 3 , and NH 3 , or 2) NO, NO 2 , or N 2 O, and optionally one or more of H 2 O, O 2 , O 3 , and NH 3 .
- the vapor phase precursor containing arsenic can include [(CH 3 ) 2 N] 3 PO, P(CH 3 ) 3 , PH 3 , OP(C 6 H 5 ) 3 , OPCl 3 , PCl 3 , PBr 3 , [(CH 3 ) 2 N] 3 P, P(C 4 H 9 ) 3 .
Abstract
Description
- This application is related to co-pending U.S. patent application Ser. No. ______ (Docket No. TTCA-373), entitled “METHOD FOR FORMING ULTRA-SHALLOW DOPING REGIONS BY SOLID PHASE DIFFUSION,” filed on even date herewith. The entire contents of this application are herein incorporated by reference in its entirety.
- The present invention generally relates to semiconductor devices and methods for forming the same, and more particularly to ultra-shallow dopant region formation by solid phase diffusion from a dopant layer into a substrate layer.
- The semiconductor industry is characterized by a trend toward fabricating larger and more complex circuits on a given semiconductor chip. The larger and more complex circuits are achieved by reducing the size of individual devices within the circuits and spacing the devices closer together. As the dimensions of the individual components within a device such as a metal oxide semiconductor (MOS) or bipolar transistor are reduced and the device components brought closer together, improved electrical performance can be obtained. However, attention must be given to the formation of doped regions in the substrate to insure that deleterious electrical field conditions do not arise.
- As the size of device components such as the transistor gate in an MOS device and the emitter region in a bipolar device, are reduced, the junction depth of doped regions formed in the semiconductor substrate must also be reduced. The formation of shallow junctions having a uniform doping profile and a high surface concentration has proven to be very difficult. A commonly used technique is to implant dopant atoms into the substrate with an ion implantation apparatus. Using ion implantation, the high energy dopant atoms bombard the surface of the substrate at high velocity and are driven into the substrate. While this method has proven effective for the formation of doped regions having moderately deep junctions, the formation of ultra-shallow junctions using ion implantation is extremely difficult. Both the path of the energized dopant atoms within the substrate and the implant uniformity are difficult to control at the low energies necessary to form shallow implanted junctions. The implantation of energized dopant atoms damages the crystal lattice in the substrate which is difficult to repair. Dislocations resulting from the lattice damage can easily spike across a shallow junction giving rise to current leakage across the junction. Moreover, the implantation of p-type dopants such as boron, which diffuse rapidly in silicon, results in excessive dispersion of dopant atoms after they are introduced into the substrate. It then becomes difficult to form a highly confined concentration of p-type dopant atoms in a specified area in the substrate and especially at the surface of the substrate.
- In addition, new device structures for transistors and memory devices are being implemented that utilize doped three-dimensional structures. Examples of such devices include, but are not limited to, FinFETs, tri-gate FETs, recessed channel transistors (RCATs), and embedded dynamic random access memory (EDRAM) trenches. In order to dope these structures uniformly it is desirable to have a doping method that is conformal. Ion implant processes are effectively line of site and therefore require special substrate orientations to dope fin and trench structures uniformly. In addition, at high device densities, shadowing effects make uniform doping of fin structures extremely difficult or even impossible by ion implant techniques. Conventional plasma doping and atomic layer doping are technologies that have demonstrated conformal doping of 3-dimensional semiconductor structures, but each of these is limited in the range of dopant density and depth that can be accessed under ideal conditions. Embodiments of the present invention provide a method for forming ultra-shallow doping regions that overcomes several of these difficulties.
- A plurality of embodiments for ultra-shallow boron dopant region formation by solid phase diffusion from a boron dopant layer into a substrate layer is described. The dopant regions may be formed in planar substrates, in raised features on substrates, or in recessed features in substrates.
- According to one embodiment, a method is provided for forming an ultra-shallow boron (B) dopant region in a substrate. The method includes depositing, by atomic layer deposition (ALD), a boron dopant layer in direct contact with the substrate, the boron dopant layer containing an oxide, a nitride, or an oxynitride formed by alternating gaseous exposures of a boron amide precursor or an organoboron precursor and a reactant gas. The method further includes patterning the boron dopant layer, and forming the ultra-shallow boron dopant region in the substrate by diffusing boron from the patterned boron dopant layer into the substrate by a thermal treatment.
- According to some embodiments, a method is provided for forming an ultra-shallow boron (B) dopant region in a raised feature or in a recessed feature in a substrate.
- According to another embodiment, a method is provided for forming an ultra-shallow boron (B) dopant region in a substrate. The method includes depositing, by atomic layer deposition (ALD), a boron dopant layer in direct contact with the substrate, the boron dopant layer having a thickness of 4 nm or less and containing an oxide, a nitride, or an oxynitride formed by alternating gaseous exposures of a boron amide precursor or an organoboron precursor and a reactant gas, and depositing a cap layer on the patterned boron dopant layer. The method further includes patterning the boron dopant layer and the cap layer, forming the ultra-shallow boron dopant region in the substrate by diffusing boron from the patterned boron dopant layer into the substrate by a thermal treatment, and removing the patterned boron dopant layer and the patterned cap layer from the substrate.
- In the accompanying drawings:
-
FIGS. 1A-1E show schematic cross-sectional views of a process flow for forming an ultra-shallow dopant region in a substrate according to an embodiment of the invention; -
FIGS. 2A-2E show schematic cross-sectional views of a process flow for forming ultra-shallow dopant regions in a substrate according to another embodiment of the invention; -
FIGS. 3A-3D show schematic cross-sectional views of a process flow for forming ultra-shallow dopant regions in a substrate according to yet another embodiment of the invention; -
FIGS. 4A-4F show schematic cross-sectional views of a process flow for forming ultra-shallow dopant regions in a substrate according to still another embodiment of the invention; -
FIGS. 5A-5E show schematic cross-sectional views of a process flow for forming ultra-shallow dopant regions in a substrate according to another embodiment of the invention; -
FIG. 6A shows a schematic cross-sectional view of a raised feature that embodiments of the invention may be applied to; and -
FIG. 6B shows a schematic cross-sectional view of a conformal dopant layer deposited on the raised feature ofFIG. 6A . -
FIG. 7A shows a schematic cross-sectional view of a recessed feature that embodiments of the invention may be applied to; and -
FIG. 7B shows a schematic cross-sectional view of a conformal dopant layer deposited in the recessed feature ofFIG. 7B . - Methods for forming ultra-shallow dopant regions in semiconductor devices by solid phase diffusion from a dopant layer into a substrate layer are disclosed in various embodiments. The dopant regions can include, for example, ultra-shallow source-drain extensions for planar transistors, FinFETs, or tri-gate FETs. Other applications of ultra-shallow dopant region formation can include channel doping in replacement gate process flows, and for FinFET, or extremely thin silicon on insulator (ET-SOI) devices. Devices with extremely thin alternative semiconductor channels may also be doped using the disclosed method, for instance germanium on insulator devices (GeOI) or Ge FinFETs, and III-V channel devices such as GaAs, InGaAs, or InGaSb FinFETs. In addition, devices formed in amorphous Si or polycrystalline Si layers, such as EDRAM devices may utilize the disclosed method to adjust the Si doping level.
- One skilled in the relevant art will recognize that the various embodiments may be practiced without one or more of the specific details, or with other replacement and/or additional methods, materials, or components. In other instances, well-known structures, materials, or operations are not shown or described in detail to avoid obscuring aspects of various embodiments of the invention. Similarly, for purposes of explanation, specific numbers, materials, and configurations are set forth in order to provide a thorough understanding of the invention. Furthermore, it is understood that the various embodiments shown in the drawings are illustrative representations and are not necessarily drawn to scale.
- Reference throughout this specification to “one embodiment” or “an embodiment” means that a particular feature, structure, material, or characteristic described in connection with the embodiment is included in at least one embodiment of the invention, but do not denote that they are present in every embodiment. Thus, the appearances of the phrase “in one embodiment” in various places throughout this specification are not necessarily referring to the same embodiment of the invention.
-
FIGS. 1A-1E show schematic cross-sectional views of a process flow for forming an ultra-shallow dopant region in a substrate according to an embodiment of the invention.FIG. 1A shows a schematic cross-sectional view ofsubstrate 100. Thesubstrate 100 can be of any size, for example a 200 mm substrate, a 300 mm substrate, or an even larger substrate. According to one embodiment, thesubstrate 100 can contain Si, for example crystalline Si, polycrystalline Si, or amorphous Si. In one example, thesubstrate 102 can be a tensile-strained Si layer. According to another embodiment, thesubstrate 100 may contain Ge or SixGe1-x compounds, where x is the atomic fraction of Si, 1−x is the atomic fraction of Ge, and 0<x<1. Exemplary SixGe1-x compounds include Si0.1Ge0.9, Si0.2Ge0.8, Si0.3Ge0.7, Si0.4Ge0.6, Si0.5Ge0.5, Si0.6Ge0.4, Si0.7Ge0.3, Si0.8Ge0.2, and Si0.9Ge0.1. In one example, thesubstrate 100 can be a compressive-strained Ge layer or a tensile-strained SixGe1-x(x>0.5) deposited on a relaxed Si0.5Ge0.5 buffer layer. According to some embodiments, thesubstrate 100 can include a silicon-on-insulator (SOI). -
FIG. 1B shows adopant layer 102 that may be deposited by atomic layer deposition (ALD) in direct contact with thesubstrate 100, and thereafter acap layer 104 may be deposited on thedopant layer 102. In some examples, thecap layer 104 may be omitted from the film structures inFIGS. 1B-1D . Thedopant layer 102 can include an oxide layer (e.g., SiO2), a nitride layer (e.g., SiN), or an oxynitride layer (e.g., SiON), or a combination of two or more thereof. Thedopant layer 102 can include one or more dopants from Group IIIA of the Periodic Table of the Elements: boron (B), aluminum (Al), gallium (Ga), indium (In), and thallium (Tl); and Group VA: nitrogen (N), phosphorous (P), arsenic (As), antimony (Sb), and bismuth (Bi). According to some embodiments, thedopant layer 102 can contain low dopant levels, for example between about 0.5 and about 5 atomic % dopant. According to other embodiments, thedopant layer 102 can contain medium dopant levels, for example between about 5 and about 20 atomic % dopant. According to yet other embodiments, the dopant layer can contain high dopant levels, for example greater than 20 atomic percent dopant. In some examples, a thickness of thedopant layer 102 can be 4 nanometers (nm) or less, for example between 1 nm and 4 nm, between 2 nm and 4 nm, or between 3 nm and 4 nm. However, other thicknesses may be used. - According to other embodiments, the
dopant layer 102 can contain or consist of a doped high-k dielectric material in the form of an oxide layer, a nitride layer, or an oxynitride layer. The dopants in the high-k dielectric material may be selected from the list of dopants above. The high-k dielectric material can contain one or more metal elements selected from alkaline earth elements, rare earth elements, Group IIIA, Group IVA, and Group IVB elements of the Periodic Table of the Elements. Alkaline earth metal elements include beryllium (Be), magnesium (Mg), calcium (Ca), strontium (Sr), and barium (Ba). Exemplary oxides include magnesium oxide, calcium oxide, and barium oxide, and combinations thereof. Rare earth metal elements may be selected from the group of scandium (Sc), yttrium (Y), lutetium (Lu), lanthanum (La), cerium (Ce), praseodymium (Pr), neodymium (Nd), samarium (Sm), europium (Eu), gadolinium (Gd), terbium (Tb), dysprosium (Dy), holmium (Ho), erbium (Er), thulium (Tm), and ytterbium (Yb). The Group IVB elements include titanium (Ti), hafnium (Hf), and zirconium (Zr). According to some embodiments of the invention, the high-k dielectric material may contain HfO2, HfON, HfSiON, ZrO2, ZrON, ZrSiON, TiO2, TiON, Al2O3, La2O3, W2O3, CeO2, Y2O3, or Ta2O5, or a combination of two or more thereof. However, other dielectric materials are contemplated and may be used. Precursor gases that may be used in ALD of high-k dielectric materials are described in U.S. Pat. No. 7,772,073, the entire contents of which are hereby incorporated by reference. - The
cap layer 104 may be an oxide layer, a nitride layer, or oxynitride layer, and can include Si and/or one or more of the high-k dielectric materials described above. Thecap layer 104 may be deposited by chemical vapor deposition (CVD), or ALD, for example. In some examples, a thickness of thecap layer 104 can be between 1 nm and 100 nm, between 2 nm and 50 nm, or between 2 nm and 20 nm. - According to embodiments of the invention, film structure depicted in
FIG. 1B may be patterned to form the patterned films structure schematically shown inFIG. 1C . For example, conventional photolithographic patterning and etching methods may be used to form the patterneddopant layer 106 and the patternedcap layer 108. - Thereafter, the patterned film structure in
FIG. 1C may be thermally treated to diffuse a dopant 110 (e.g., B, Al, Ga, In, Tl, N, P, As, Sb, or Bi) from the patterneddopant layer 106 into thesubstrate 100 and form anultra-shallow dopant region 112 in thesubstrate 100 underneath the patterned dopant layer 106 (FIG. 1D ). The thermal treatment can include heating thesubstrate 100 in an inert atmosphere (e.g., argon (Ar) or nitrogen (N2)) or in an oxidizing atmosphere (e.g., oxygen (O2) or water (H2O)) to a temperature between 100° C. and 1000° C. for between 10 seconds and 10 minutes. Some thermal treating examples include substrate temperatures between 100° C. and 500° C., between 200° C. and 500° C., between 300° C. and 500° C., and between 400° C. and 500° C. Other examples include substrate temperatures between 500° C. and 1000° C., between 600° C. and 1000° C., between 700° C. and 1000° C., between 800° C. and 1000° C., and between 900° C. and 1000° C. In some examples, the thermal treating may include rapid thermal annealing (RTA), a spike anneal, or a laser spike anneal. - In some examples, a thickness of the
ultra-shallow dopant region 112 can be between 1 nm and 10 nm or between 2 nm and 5 nm. However, those skilled in the art will readily realize that the lower boundary of theultra-shallow dopant region 112 in thesubstrate 100 may not be abrupt but rather characterized by gradual decrease in dopant concentration. - Following the thermal treatment and formation of the
ultra-shallow dopant region 112, the patterneddopant layer 106 and the patternedcap layer 108 may be removed using a dry etching process or a wet etching process. The resulting structure is depicted inFIG. 1E . Additionally, a dry or wet cleaning process may be performed to remove any etch residues from thesubstrate 100 following the thermal treatment. - According to another embodiment of the invention, following deposition of a
dopant layer 102 on thesubstrate 100, thedopant layer 102 may be patterned to form the patterneddopant layer 106, and thereafter, a cap layer may be conformally deposited over the patterneddopant layer 106. Subsequently the film structure in may be further processed as described inFIGS. 1D-1E to form theultra-shallow dopant region 112 in thesubstrate 100. -
FIG. 6A shows a schematic cross-sectional view of a raisedfeature 601 that embodiments of the invention may be applied to. The exemplary raisedfeature 601 is formed on thesubstrate 600. The material of thesubstrate 600 and the raisedfeature 601 may include one or more of the materials described above forsubstrate 100 inFIG. 1A . In one example, thesubstrate 600 and the raisedfeature 601 can contain or consist of the same material (e.g., Si). Those skilled in the art will readily appreciate that embodiments of the invention may be applied to other simple or complex raised features on a substrate. -
FIG. 6B shows a schematic cross-sectional view of aconformal dopant layer 602 deposited on the raisedfeature 601 ofFIG. 6A . The material of theconformal dopant layer 602 may include one or more of the materials described above fordopant layer 102 inFIG. 1B . The film structure inFIG. 6B may subsequently be processed similar to that described inFIG. 1C-1E , including, for example, depositing a cap layer (not shown) on thedopant layer 602, patterning the dopant layer 602 (not shown) and the cap layer (not shown) as desired, thermally treating the patterned layer dopant layer (not shown) to diffuse a dopant from the patterned dopant layer (not shown) into thesubstrate 600 and/or into the raisedfeature 601, and removing the patterned dopant layer (not shown) and the patterned cap layer (not shown). -
FIG. 7A shows a schematic cross-sectional view of a recessedfeature 701 that embodiments of the invention may be applied to. The exemplary recessedfeature 701 is formed in thesubstrate 700. The material of thesubstrate 700 may include one or more of the materials described above forsubstrate 100 inFIG. 1A . In one example, thesubstrate 600 can contain or consist of Si. Those skilled in the art will readily appreciate that embodiments of the invention may be applied to other simple or complex recessed features on a substrate. -
FIG. 7B shows a schematic cross-sectional view of aconformal dopant layer 702 deposited in the recessedfeature 701 ofFIG. 7A . The material of theconformal dopant layer 702 may include one or more of the materials described above fordopant layer 102 inFIG. 1B . The film structure inFIG. 7B may subsequently be processed similar to that described inFIG. 1C-1E , including, for example, depositing a cap layer (not shown) on thedopant layer 702, patterning the dopant layer 702 (not shown) and the cap layer (not shown) as desired, thermally treating the patterned layer dopant layer (not shown) to diffuse a dopant from the patterned dopant layer (not shown) into thesubstrate 700 in the recessedfeature 701, and removing the patterned dopant layer (not shown) and the patterned cap layer (not shown). -
FIGS. 2A-2E show schematic cross-sectional views of a process flow for forming an ultra-shallow dopant region in a substrate according to another embodiment of the invention. One or more of the materials (e.g., substrate, dopant layer, dopants, and cap layer compositions), processing conditions (e.g., deposition methods and thermal treating conditions), and layer thicknesses described above in reference toFIGS. 1A-1E may readily be used in the embodiment schematically described inFIGS. 2A-2E . -
FIG. 2A shows a schematic cross-sectional view ofsubstrate 200.FIG. 2B shows apatterned mask layer 202 formed on thesubstrate 200 to define a dopant window (well) 203 in the patternedmask layer 202 above thesubstrate 200. The patternedmask layer 202 may, for example, be a nitride hard mask (e.g., SiN hard mask) that can be formed using conventional photolithographic patterning and etching methods. -
FIG. 2C shows adopant layer 204 deposited by ALD in direct contact with thesubstrate 200 in thedopant window 203 and on the patternedmask layer 202, and acap layer 206 be deposited on thedopant layer 204. Thedopant layer 204 can contain a n-type dopant or a p-type dopant. In some examples, thecap layer 206 may be omitted from the film structures inFIGS. 2C-2D . - Thereafter, the film structure in
FIG. 2C may be thermally treated to diffuse adopant 208 from thedopant layer 204 into thesubstrate 200 and form anultra-shallow dopant region 210 in thesubstrate 200 underneath thedopant layer 204 in the dopant window 203 (FIG. 2D ). In some examples, a thickness of theultra-shallow dopant region 210 can be between 1 nm and 10 nm or between 2 nm and 5 nm. However, those skilled in the art will readily realize that the lower boundary of theultra-shallow dopant region 210 in thesubstrate 200 may not be abrupt but rather characterized by gradual decrease in dopant concentration. - Following the thermal treatment and formation of the
ultra-shallow dopant region 210, the patternedmask layer 202, thedopant layer 204, and thecap layer 206 may be removed using a dry etching process or a wet etching process (FIG. 2E ). Additionally, a dry or wet cleaning process may be performed to remove any etch residues from thesubstrate 200 following the thermal treatment. -
FIGS. 3A-3D show schematic cross-sectional views of a process flow for forming ultra-shallow dopant regions in a substrate according to yet another embodiment of the invention. The process flow shown inFIGS. 3A-3D can, for example, include channel doping in planar SOI, FinFET, or ET SOI. Further, the process flow may be utilized for forming self-aligned ultra-shallow source/drain extensions. One or more of the materials (e.g., substrate, dopant layer, dopants, and cap layer compositions), processing conditions (e.g., deposition methods and thermal treating conditions), and layer thicknesses described above in reference toFIGS. 1A-1E may readily be used in the embodiment schematically described inFIGS. 3A-3D . -
FIG. 3A shows a schematic cross-sectional view of a film structure similar to that ofFIG. 1C and contains a patternedfirst dopant layer 302 directly in contact with asubstrate 300 and apatterned cap layer 304 on the patternedfirst dopant layer 302. The patternedfirst dopant layer 302 can contain a n-type dopant or a p-type dopant. -
FIG. 3B shows asecond dopant layer 306 that may be conformally deposited over the patternedcap layer 304 and directly on thesubstrate 300 adjacent the patternedfirst dopant layer 302, and asecond cap layer 308 deposited over thesecond dopant layer 306. In some examples, thesecond cap layer 308 may be omitted from the film structures inFIGS. 3B-3C . Thesecond dopant layer 306 can contain a n-type dopant or a p-type dopant with the proviso thatsecond dopant layer 306 does not contain the same dopant as the patternedfirst dopant layer 302 and that only one of the patternedfirst dopant layer 302 and thesecond dopant layer 306 contains a p-type dopant and only one of the patternedfirst dopant layer 302 and thesecond dopant layer 306 contains a n-type dopant. - Thereafter, the film structure in
FIG. 3B may be thermally treated to diffuse afirst dopant 310 from the patternedfirst dopant layer 302 into thesubstrate 300 to form a firstultra-shallow dopant region 312 in thesubstrate 300 underneath the patternedfirst dopant layer 302. Further, the thermal treatment diffuses asecond dopant 314 from thesecond dopant layer 306 into thesubstrate 300 to form a secondultra-shallow dopant region 316 in thesubstrate 300 underneath the second dopant layer 306 (FIG. 3C ). - Following the thermal treatment, the first
patterned dopant layer 302, patternedcap layer 304,second dopant layer 306, andsecond cap layer 308 may be removed using a dry etching process or a wet etching process (FIG. 3D ). Additionally, a cleaning process may be performed to remove any etch residues from thesubstrate 300 following the thermal treatment. -
FIGS. 4A-4F show schematic cross-sectional views of a process flow for forming ultra-shallow dopant regions in a substrate according to still another embodiment of the invention. The process flow shown inFIGS. 4A-4E may, for example, be utilized in a process for forming a gate last dummy transistor with self-aligned source/drain extensions. One or more of the materials (e.g., substrate, dopant layer, dopants, and cap layer compositions), processing conditions (e.g., deposition methods and thermal treating conditions), and layer thicknesses described above in reference toFIGS. 1A-1E may readily be used in the embodiment schematicallyFIGS. 4A-4F . -
FIG. 4A shows a schematic cross-sectional view of a film structure containing a patternedfirst dopant layer 402 on asubstrate 400, a patternedcap layer 404 on the patternedfirst dopant layer 402, and patterned dummy gate electrode layer 406 (e.g., poly-Si) on the patternedcap layer 404. The patternedfirst dopant layer 402 can contain a n-type dopant or a p-type dopant. In some examples, the patternedcap layer 404 may be omitted from the film structures inFIGS. 4A-4E . -
FIG. 4B schematically shows a firstsidewall spacer layer 408 abutting the patterned dummygate electrode layer 406, the patternedcap layer 404, and the patternedfirst dopant layer 402. The firstsidewall spacer layer 408 may contain an oxide (e.g., SiO2) or a nitride (e.g., SiN), and may be formed by depositing a conformal layer over the film structure inFIG. 4A and anisotropically etching the conformal layer. -
FIG. 4C shows asecond dopant layer 410 that may be conformally deposited over the film structure shown inFIG. 4B , including in direct contact with thesubstrate 400 adjacent the firstsidewall spacer layer 408. Further, asecond cap layer 420 is conformally deposited over thesecond dopant layer 410. Thesecond dopant layer 410 can contain a n-type dopant or a p-type dopant with the proviso that thesecond dopant layer 410 does not contain the same dopant as the patternedfirst dopant layer 402 and that only one of the patternedfirst dopant layer 402 and thesecond dopant layer 410 contains a p-type dopant and only one of the patternedfirst dopant layer 402 and thesecond dopant layer 410 contains a n-type dopant. In some examples, thesecond cap layer 420 may be omitted from the film structures inFIGS. 4C-4D . - Thereafter, the film structure in
FIG. 4C may be thermally treated to diffuse afirst dopant 412 from the patternedfirst dopant layer 402 into thesubstrate 400 and form a firstultra-shallow dopant region 414 in thesubstrate 400 underneath the patternedfirst dopant layer 402. Further, the thermal treatment diffuses asecond dopant 416 from thesecond dopant layer 410 into thesubstrate 400 to form a secondultra-shallow dopant region 418 underneath thesecond dopant layer 410 in direct contact with thesubstrate 400 to form a secondultra-shallow dopant region 418 in thesubstrate 400. - Following the thermal treatment, the
second dopant layer 410 and thesecond cap layer 420 may be removed using a dry etching process or a wet etching process to form the film structure schematically shown inFIG. 4E . Additionally, a cleaning process may be performed to remove any etch residues from thesubstrate 400 following the thermal treatment. - Next a second
sidewall spacer layer 422 may be formed abutting the firstsidewall spacer layer 408. This is schematically shown inFIG. 4F . The secondsidewall spacer layer 422 may contain an oxide (e.g., SiO2) or a nitride (e.g., SiN), and may be formed by depositing a conformal layer over the film structure and anisotropically etching the conformal layer. - Thereafter, the film structure shown in
FIG. 4F may be further processed. The further processing can include forming additional source/drain extensions or performing a replacement gate process flow that includes ion implants, liner deposition, etc. -
FIGS. 5A-5E show schematic cross-sectional views of a process flow for forming ultra-shallow dopant regions in a substrate according to another embodiment of the invention. The process flow shown inFIGS. 5A-5E may, for example, be utilized in a process for forming a spacer-defined P-i-N junction for band-to-band tunneling transistor. One or more of the materials (e.g., substrate, dopant layer, dopants, and cap layer compositions), processing conditions (e.g., deposition methods and thermal treating conditions), and layer thicknesses described above in reference toFIGS. 1A-1E may readily be used in the embodiment schematicallyFIGS. 5A-5E . -
FIG. 5A shows a schematic cross-sectional view of a film structure that contains a patterned layer 502 (e.g., oxide, nitride, or oxynitride layer) on asubstrate 500 and a patterned cap layer 504 (e.g., poly-Si) on the patternedlayer 502.FIG. 5A further shows asidewall spacer layer 506 abutting thesubstrate 500, the patternedcap layer 504, and the patternedlayer 502. Thesidewall spacer layer 506 may contain an oxide (e.g., SiO2) or a nitride (e.g., SiN), and may be formed by depositing a conformal layer and anisotropically etching the conformal layer. -
FIG. 5B shows a schematic cross-sectional view of afirst dopant layer 508 containing a first dopant deposited by ALD in direct contact with thesubstrate 500 adjacent thesidewall spacer layer 506 and a first cap layer 510 (e.g., an oxide layer) deposited on thefirst dopant layer 508. The resulting film structure may be planarized (e.g., by chemical mechanical polishing, CMP) to form the film structure shown inFIG. 5B . - Thereafter, the patterned
layer 502 and the patternedcap layer 504 may be removed using a dry etching process or a wet etching process. Subsequently, asecond dopant layer 512 containing a second dopant may be deposited in direct contact with thesubstrate 500 and a second cap layer 514 (e.g., an oxide layer) deposited on thesecond dopant layer 512. The resulting film structure may be planarized (e.g., by CMP) to form the planarized film structure shown inFIG. 5C . Thefirst dopant layer 508 and thesecond dopant layer 512 can contain a n-type dopant or a p-type dopant with the proviso that thefirst dopant layer 508 and thesecond dopant layer 512 do not contain the same dopant and only one of thefirst dopant layer 508 and thesecond dopant layer 512 contains a p-type dopant and only one of thefirst dopant layer 508 and thesecond dopant layer 512 contains a n-type dopant. - Thereafter, the film structure in
FIG. 5C may be thermally treated to diffuse afirst dopant 516 from thefirst dopant layer 508 into thesubstrate 500 and form a firstultra-shallow dopant region 518 in thesubstrate 500 underneath thefirst dopant layer 508. Further, the thermal treatment diffuses asecond dopant 520 from thesecond dopant layer 512 into thesubstrate 500 to form a secondultra-shallow dopant region 522 underneath thesecond dopant layer 512 to form a secondultra-shallow dopant region 522 in the substrate 500 (FIG. 5D ).FIG. 5E shows the spacer defined first and secondultra-shallow dopant regions substrate 500. - Exemplary methods for depositing dopant layers on a substrate will now be described according to various embodiments of the invention.
- According to one embodiment, a boron dopant layer may include boron oxide, boron nitride, or boron oxynitride. According to other embodiments, the boron dopant layer can contain or consist of a boron doped high-k material in the form of an oxide layer, a nitride layer, or an oxynitride layer. In one example, a boron oxide dopant layer may be deposited by ALD by a) providing a substrate in a process chamber configured for performing an ALD process, b) exposing the substrate to a vapor phase boron amide or an organoborane precursor, c) purging/evacuating the process chamber, d) exposing the substrate to a reactant gas containing H2O, O2, or O3, a combination thereof, e) purging/evacuating the process chamber, and f) repeating steps b)-e) any number of times until the boron oxide dopant layer has a desired thickness. According to other embodiments, a boron nitride dopant layer may be deposited using a reactant gas containing NH3 in step d), or a boron oxynitride dopant layer may be deposited using in step d) a reactant gas containing 1) H2O, O2, or O3, and NH3, or 2) NO, NO2, or N2O, and optionally one or more of H2O, O2, O3, and NH3.
- According to embodiments of the invention, the boron amide may be include a boron compound of the form LnB(NR1R2)3 where L is a neutral Lewis base, n is 0 or 1, and each of R1 and R2 may be selected from alkyls, aryls, fluoroalkyls, fluoroaryls, alkoxyalkyls, and aminoalkyls. Examples of boron amides include B(NMe2)3, (Me3)B(NMe2)3, and B[N(CF3)2]3. According to embodiments of the invention, the organoborane may include a boron compound of the form LnBR1R2R3 where L is a neutral Lewis base, n is 0 or 1, and each of R1, R2 and R3 may be selected from alkyls, aryls, fluoroalkyls, fluoroaryls, alkoxyalkyls, and aminoalkyls. Examples of boron amides include BMe3, (Me3N)BMe3, B(CF3)3, and (Me3N)B(C6F3).
- According to one embodiment, an arsenic dopant layer may include arsenic oxide, arsenic nitride, or arsenic oxynitride. According to other embodiments, the arsenic dopant layer can contain or consist of an arsenic doped high-k material in the form of an oxide layer, a nitride layer, or an oxynitride layer. In one example, an arsenic oxide dopant layer may be deposited by ALD by a) providing a substrate in a process chamber configured for performing an ALD process, b) exposing the substrate to a vapor phase precursor containing arsenic, c) purging/evacuating the process chamber, d) exposing the substrate to H2O, O2, or O3, a combination thereof, e) purging/evacuating the process chamber, and f) repeating steps b)-e) any number of times until the arsenic oxide dopant layer has a desired thickness. According to other embodiments, an arsenic nitride dopant layer may be deposited using NH3 in step d), or an arsenic oxynitride dopant layer may be deposited using in step d): 1) H2O, O2, or O3, and NH3, or 2) NO, NO2, or N2O, and optionally one or more of H2O, O2, O3, and NH3. According to some embodiments of the invention, the vapor phase precursor containing arsenic can include an arsenic halide, for example AsCl3, AsBr3, or AsI3.
- According to one embodiment, a phosphorous dopant layer may include phosphorous oxide, phosphorous nitride, or phosphorous oxynitride. According to other embodiments, the phosphorous dopant layer can contain or consist of a phosphorous doped high-k material in the form of an oxide layer, a nitride layer, or an oxynitride layer. In one example, a phosphorous oxide dopant layer may be deposited by ALD by a) providing a substrate in a process chamber configured for performing an ALD process, b) exposing the substrate to a vapor phase precursor containing phosphorous, c) purging/evacuating the process chamber, d) exposing the substrate to a reactant gas containing H2O, O2, or O3, a combination thereof, e) purging/evacuating the process chamber, and f) repeating steps b)-e) any number of times until the boron oxide dopant layer has a desired thickness. According to other embodiments, a phosphorous nitride dopant layer may be deposited using a reactant gas containing NH3 in step d), or a phosphorous oxynitride dopant layer may be deposited using a reactant gas containing in step d): 1) H2O, O2, or O3, and NH3, or 2) NO, NO2, or N2O, and optionally one or more of H2O, O2, O3, and NH3. According to some embodiments of the invention, the vapor phase precursor containing arsenic can include [(CH3)2N]3PO, P(CH3)3, PH3, OP(C6H5)3, OPCl3, PCl3, PBr3, [(CH3)2N]3P, P(C4H9)3.
- A plurality of embodiments for ultra-shallow dopant region formation by solid phase diffusion from a dopant layer into a substrate layer has been described. The foregoing description of the embodiments of the invention has been presented for the purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise forms disclosed. This description and the claims following include terms that are used for descriptive purposes only and are not to be construed as limiting. For example, the term “on” as used herein (including in the claims) does not require that a film “on” a substrate is directly on and in immediate contact with the substrate; there may be a second film or other structure between the film and the substrate.
- Persons skilled in the relevant art can appreciate that many modifications and variations are possible in light of the above teaching. Persons skilled in the art will recognize various equivalent combinations and substitutions for various components shown in the Figures. It is therefore intended that the scope of the invention be limited not by this detailed description, but rather by the claims appended hereto.
Claims (20)
Priority Applications (9)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/077,688 US8580664B2 (en) | 2011-03-31 | 2011-03-31 | Method for forming ultra-shallow boron doping regions by solid phase diffusion |
JP2014502829A JP6085592B2 (en) | 2011-03-31 | 2012-03-30 | Method for forming ultra shallow doping region by solid phase diffusion |
KR1020137028991A KR20140023960A (en) | 2011-03-31 | 2012-03-30 | Method for forming ultra-shallow doping regions by solid phase diffusion |
KR1020187016837A KR101932897B1 (en) | 2011-03-31 | 2012-03-30 | Method for forming ultra-shallow doping regions by solid phase diffusion |
TW101111467A TWI533357B (en) | 2011-03-31 | 2012-03-30 | Method for forming ultra-shallow boron doping regions by solid phase diffusion |
CN201280015501.6A CN103477419B (en) | 2011-03-31 | 2012-03-30 | Method for forming an ultra shallow doped region by solid-state diffusion |
PCT/US2012/031410 WO2012135599A1 (en) | 2011-03-31 | 2012-03-30 | Method for forming ultra-shallow doping regions by solid phase diffusion |
US14/078,247 US9012316B2 (en) | 2011-03-31 | 2013-11-12 | Method for forming ultra-shallow boron doping regions by solid phase diffusion |
US14/542,592 US20150072510A1 (en) | 2011-03-31 | 2014-11-15 | Method for forming ultra-shallow boron doping regions by solid phase diffusion |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/077,688 US8580664B2 (en) | 2011-03-31 | 2011-03-31 | Method for forming ultra-shallow boron doping regions by solid phase diffusion |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/078,247 Continuation US9012316B2 (en) | 2011-03-31 | 2013-11-12 | Method for forming ultra-shallow boron doping regions by solid phase diffusion |
Publications (2)
Publication Number | Publication Date |
---|---|
US20120252197A1 true US20120252197A1 (en) | 2012-10-04 |
US8580664B2 US8580664B2 (en) | 2013-11-12 |
Family
ID=46927788
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/077,688 Active 2031-09-11 US8580664B2 (en) | 2011-03-31 | 2011-03-31 | Method for forming ultra-shallow boron doping regions by solid phase diffusion |
US14/078,247 Active 2031-05-04 US9012316B2 (en) | 2011-03-31 | 2013-11-12 | Method for forming ultra-shallow boron doping regions by solid phase diffusion |
US14/542,592 Abandoned US20150072510A1 (en) | 2011-03-31 | 2014-11-15 | Method for forming ultra-shallow boron doping regions by solid phase diffusion |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/078,247 Active 2031-05-04 US9012316B2 (en) | 2011-03-31 | 2013-11-12 | Method for forming ultra-shallow boron doping regions by solid phase diffusion |
US14/542,592 Abandoned US20150072510A1 (en) | 2011-03-31 | 2014-11-15 | Method for forming ultra-shallow boron doping regions by solid phase diffusion |
Country Status (2)
Country | Link |
---|---|
US (3) | US8580664B2 (en) |
TW (1) | TWI533357B (en) |
Cited By (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120252196A1 (en) * | 2011-03-31 | 2012-10-04 | Tokyo Electron Limited | Method for forming ultra-shallow doping regions by solid phase diffusion |
US8580664B2 (en) | 2011-03-31 | 2013-11-12 | Tokyo Electron Limited | Method for forming ultra-shallow boron doping regions by solid phase diffusion |
US20140004689A1 (en) * | 2012-06-15 | 2014-01-02 | Aneesh Nainani | Methods Of Doping Substrates With ALD |
US20140213047A1 (en) * | 2013-01-28 | 2014-07-31 | Taiwan Semiconductor Manufacturing Co., Ltd. | Fabrication of ultra-shallow junctions |
US20150008537A1 (en) * | 2012-11-30 | 2015-01-08 | Institute of Microelectronics, Chinese Academy of Sciences | N-type mosfet and method for manufacturing the same |
US20150079773A1 (en) * | 2013-09-16 | 2015-03-19 | Globalfoundries Inc. | Conformal doping for finfet devices |
US9040401B1 (en) * | 2012-09-26 | 2015-05-26 | Industrial Technology Research Institute | Method for forming patterned doping regions |
CN104733285A (en) * | 2013-12-24 | 2015-06-24 | 中国科学院微电子研究所 | Method for manufacturing zinc-doped ultra shallow junction on surface of semiconductor substrate |
US20160189963A1 (en) * | 2014-12-25 | 2016-06-30 | Tokyo Electron Limited | Doping method and semiconductor element manufacturing method |
US20160260611A1 (en) * | 2015-03-03 | 2016-09-08 | Tokyo Electron Limited | Method of controlling solid phase diffusion of boron dopants to form ultra-shallow doping regions |
US9601333B2 (en) * | 2014-10-02 | 2017-03-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Etching process |
US9640400B1 (en) * | 2015-10-15 | 2017-05-02 | Applied Materials, Inc. | Conformal doping in 3D si structure using conformal dopant deposition |
US20170338329A1 (en) * | 2016-05-18 | 2017-11-23 | Globalfoundries Inc. | Integrated circuit fabrication with boron etch-stop layer |
EP3425675A1 (en) * | 2014-06-26 | 2019-01-09 | Intel Corporation | Non-planar semiconductor device having omega-fin with doped sub-fin region |
US10388762B2 (en) | 2016-06-06 | 2019-08-20 | Kokusai Electric Corporation | Method of manufacturing semiconductor device |
CN115117198A (en) * | 2022-05-16 | 2022-09-27 | 上海交通大学 | Preparation method of delta doping layer and electronic device |
US11462630B2 (en) | 2017-09-03 | 2022-10-04 | Applied Materials, Inc. | Conformal halogen doping in 3D structures using conformal dopant film deposition |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9824881B2 (en) | 2013-03-14 | 2017-11-21 | Asm Ip Holding B.V. | Si precursors for deposition of SiN at low temperatures |
US9564309B2 (en) | 2013-03-14 | 2017-02-07 | Asm Ip Holding B.V. | Si precursors for deposition of SiN at low temperatures |
KR20140140194A (en) * | 2013-05-28 | 2014-12-09 | 삼성전자주식회사 | Method of fabricating semiconductor device |
US9362109B2 (en) | 2013-10-16 | 2016-06-07 | Asm Ip Holding B.V. | Deposition of boron and carbon containing materials |
US9576790B2 (en) | 2013-10-16 | 2017-02-21 | Asm Ip Holding B.V. | Deposition of boron and carbon containing materials |
US9401273B2 (en) | 2013-12-11 | 2016-07-26 | Asm Ip Holding B.V. | Atomic layer deposition of silicon carbon nitride based materials |
US9245754B2 (en) | 2014-05-28 | 2016-01-26 | Mark E. Granahan | Simplified charge balance in a semiconductor device |
US9576792B2 (en) | 2014-09-17 | 2017-02-21 | Asm Ip Holding B.V. | Deposition of SiN |
US20160379828A1 (en) * | 2015-06-26 | 2016-12-29 | Anil U. Mane | Silicon doping source films by ald deposition |
US10410857B2 (en) | 2015-08-24 | 2019-09-10 | Asm Ip Holding B.V. | Formation of SiN thin films |
US11056353B2 (en) | 2017-06-01 | 2021-07-06 | Asm Ip Holding B.V. | Method and structure for wet etch utilizing etch protection layer comprising boron and carbon |
US10580645B2 (en) | 2018-04-30 | 2020-03-03 | Asm Ip Holding B.V. | Plasma enhanced atomic layer deposition (PEALD) of SiN using silicon-hydrohalide precursors |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7935591B2 (en) * | 2008-11-11 | 2011-05-03 | Hynix Semiconductor Inc. | Method for fabricating PMOS transistor and method for forming dual gate using the same |
US20120168613A1 (en) * | 2010-12-30 | 2012-07-05 | Zena Technologies, Inc. | Nanowire array based solar energy harvesting device |
US8288292B2 (en) * | 2010-03-30 | 2012-10-16 | Novellus Systems, Inc. | Depositing conformal boron nitride film by CVD without plasma |
Family Cites Families (36)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5279976A (en) | 1991-05-03 | 1994-01-18 | Motorola, Inc. | Method for fabricating a semiconductor device having a shallow doped region |
US5281552A (en) | 1993-02-23 | 1994-01-25 | At&T Bell Laboratories | MOS fabrication process, including deposition of a boron-doped diffusion source layer |
US5478776A (en) | 1993-12-27 | 1995-12-26 | At&T Corp. | Process for fabricating integrated circuit containing shallow junction using dopant source containing organic polymer or ammonium silicate |
US6228750B1 (en) | 1994-12-30 | 2001-05-08 | Lucent Technologies | Method of doping a semiconductor surface |
DE19526184A1 (en) | 1995-07-18 | 1997-04-03 | Siemens Ag | Method of manufacturing a MOS transistor |
US5994209A (en) | 1996-11-13 | 1999-11-30 | Applied Materials, Inc. | Methods and apparatus for forming ultra-shallow doped regions using doped silicon oxide films |
US6150243A (en) | 1998-11-05 | 2000-11-21 | Advanced Micro Devices, Inc. | Shallow junction formation by out-diffusion from a doped dielectric layer through a salicide layer |
US6238986B1 (en) | 1998-11-06 | 2001-05-29 | Advanced Micro Devices, Inc. | Formation of junctions by diffusion from a doped film at silicidation |
JP2001053017A (en) | 1999-08-06 | 2001-02-23 | Hitachi Ltd | Manufacture of semiconductor device |
US6586318B1 (en) | 1999-12-28 | 2003-07-01 | Xerox Corporation | Thin phosphorus nitride film as an N-type doping source used in laser doping technology |
US6686630B2 (en) | 2001-02-07 | 2004-02-03 | International Business Machines Corporation | Damascene double-gate MOSFET structure and its fabrication method |
US6812523B1 (en) | 2001-09-21 | 2004-11-02 | Wei-Kan Chu | Semiconductor wafer with ultra thin doping level formed by defect engineering |
US6849528B2 (en) | 2001-12-12 | 2005-02-01 | Texas Instruments Incorporated | Fabrication of ultra shallow junctions from a solid source with fluorine implantation |
US6677646B2 (en) | 2002-04-05 | 2004-01-13 | International Business Machines Corporation | Method and structure of a disposable reversed spacer process for high performance recessed channel CMOS |
AU2003261078A1 (en) | 2002-06-26 | 2004-01-19 | Semequip Inc. | A semiconductor device and method of fabricating a semiconductor device |
US6858532B2 (en) | 2002-12-10 | 2005-02-22 | International Business Machines Corporation | Low defect pre-emitter and pre-base oxide etch for bipolar transistors and related tooling |
US6790733B1 (en) | 2003-03-28 | 2004-09-14 | International Business Machines Corporation | Preserving TEOS hard mask using COR for raised source-drain including removable/disposable spacer |
US6905941B2 (en) | 2003-06-02 | 2005-06-14 | International Business Machines Corporation | Structure and method to fabricate ultra-thin Si channel devices |
US6911383B2 (en) | 2003-06-26 | 2005-06-28 | International Business Machines Corporation | Hybrid planar and finFET CMOS devices |
US8119210B2 (en) | 2004-05-21 | 2012-02-21 | Applied Materials, Inc. | Formation of a silicon oxynitride layer on a high-k dielectric material |
KR100589062B1 (en) | 2004-06-10 | 2006-06-12 | 삼성전자주식회사 | Method of forming a thin film using an atomic layer deposition process and method of forming a capacitor of a semiconductor device using the same |
US7091069B2 (en) | 2004-06-30 | 2006-08-15 | International Business Machines Corporation | Ultra thin body fully-depleted SOI MOSFETs |
US7316970B2 (en) | 2004-07-14 | 2008-01-08 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method for forming high selectivity protection layer on semiconductor device |
JP4860219B2 (en) | 2005-02-14 | 2012-01-25 | 東京エレクトロン株式会社 | Substrate processing method, electronic device manufacturing method, and program |
US7727845B2 (en) | 2005-10-24 | 2010-06-01 | Taiwan Semiconductor Manufacturing Co., Ltd. | Ultra shallow junction formation by solid phase diffusion |
KR100704380B1 (en) | 2005-12-06 | 2007-04-09 | 한국전자통신연구원 | Method of manufacturing a semiconductor device |
US7368393B2 (en) | 2006-04-20 | 2008-05-06 | International Business Machines Corporation | Chemical oxide removal of plasma damaged SiCOH low k dielectrics |
CN100590805C (en) | 2007-06-22 | 2010-02-17 | 中芯国际集成电路制造(上海)有限公司 | Method for depositing atomic layer and semiconductor device formed by the same |
CN100590803C (en) | 2007-06-22 | 2010-02-17 | 中芯国际集成电路制造(上海)有限公司 | Method for depositing atomic layer and semiconductor device formed by the same |
US20090203197A1 (en) | 2008-02-08 | 2009-08-13 | Hiroji Hanawa | Novel method for conformal plasma immersed ion implantation assisted by atomic layer deposition |
US7968440B2 (en) | 2008-03-19 | 2011-06-28 | The Board Of Trustees Of The University Of Illinois | Preparation of ultra-shallow semiconductor junctions using intermediate temperature ramp rates and solid interfaces for defect engineering |
US8088675B2 (en) | 2008-09-19 | 2012-01-03 | Applied Materials, Inc. | Methods of making an emitter having a desired dopant profile |
US8980719B2 (en) | 2010-04-28 | 2015-03-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods for doping fin field-effect transistors |
US7993999B2 (en) | 2009-11-09 | 2011-08-09 | International Business Machines Corporation | High-K/metal gate CMOS finFET with improved pFET threshold voltage |
US8114761B2 (en) | 2009-11-30 | 2012-02-14 | Applied Materials, Inc. | Method for doping non-planar transistors |
US8580664B2 (en) * | 2011-03-31 | 2013-11-12 | Tokyo Electron Limited | Method for forming ultra-shallow boron doping regions by solid phase diffusion |
-
2011
- 2011-03-31 US US13/077,688 patent/US8580664B2/en active Active
-
2012
- 2012-03-30 TW TW101111467A patent/TWI533357B/en not_active IP Right Cessation
-
2013
- 2013-11-12 US US14/078,247 patent/US9012316B2/en active Active
-
2014
- 2014-11-15 US US14/542,592 patent/US20150072510A1/en not_active Abandoned
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7935591B2 (en) * | 2008-11-11 | 2011-05-03 | Hynix Semiconductor Inc. | Method for fabricating PMOS transistor and method for forming dual gate using the same |
US8288292B2 (en) * | 2010-03-30 | 2012-10-16 | Novellus Systems, Inc. | Depositing conformal boron nitride film by CVD without plasma |
US20120168613A1 (en) * | 2010-12-30 | 2012-07-05 | Zena Technologies, Inc. | Nanowire array based solar energy harvesting device |
Non-Patent Citations (2)
Title |
---|
217th ECS Meeting, Vancouver, Canada, April 25-30, 2010, Meeting program, (pertinent pages: cover sheet, page 1 and page 69), which establishes specific date of Abstract #943 of Kalkofen et al., noted above. * |
Kalkofen et al. "Atomic layer deposition of boron oxide as dopant source for shallow doping of silicon", 217th Electrochemical Society Meeting, Abstract #943, 1 page. * |
Cited By (34)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9012316B2 (en) | 2011-03-31 | 2015-04-21 | Tokyo Electron Limited | Method for forming ultra-shallow boron doping regions by solid phase diffusion |
US8569158B2 (en) * | 2011-03-31 | 2013-10-29 | Tokyo Electron Limited | Method for forming ultra-shallow doping regions by solid phase diffusion |
US8580664B2 (en) | 2011-03-31 | 2013-11-12 | Tokyo Electron Limited | Method for forming ultra-shallow boron doping regions by solid phase diffusion |
US8877620B2 (en) | 2011-03-31 | 2014-11-04 | Tokyo Electron Limited | Method for forming ultra-shallow doping regions by solid phase diffusion |
US20120252196A1 (en) * | 2011-03-31 | 2012-10-04 | Tokyo Electron Limited | Method for forming ultra-shallow doping regions by solid phase diffusion |
US20140004689A1 (en) * | 2012-06-15 | 2014-01-02 | Aneesh Nainani | Methods Of Doping Substrates With ALD |
US9570307B2 (en) | 2012-06-15 | 2017-02-14 | Applied Materials, Inc. | Methods of doping substrates with ALD |
US9218973B2 (en) * | 2012-06-15 | 2015-12-22 | Applied Materials, Inc. | Methods of doping substrates with ALD |
US20150162196A1 (en) * | 2012-09-26 | 2015-06-11 | Industrial Technology Research Institute | Method for forming patterned doping regions |
US9040401B1 (en) * | 2012-09-26 | 2015-05-26 | Industrial Technology Research Institute | Method for forming patterned doping regions |
US9934975B2 (en) * | 2012-11-30 | 2018-04-03 | Institute of Microelectronics, Chinese Academy of Sciences | N-type MOSFET and method for manufacturing the same |
US20150008537A1 (en) * | 2012-11-30 | 2015-01-08 | Institute of Microelectronics, Chinese Academy of Sciences | N-type mosfet and method for manufacturing the same |
US9202693B2 (en) * | 2013-01-28 | 2015-12-01 | Taiwan Semiconductor Manufacturing Co., Ltd. | Fabrication of ultra-shallow junctions |
US20140213047A1 (en) * | 2013-01-28 | 2014-07-31 | Taiwan Semiconductor Manufacturing Co., Ltd. | Fabrication of ultra-shallow junctions |
US9105559B2 (en) * | 2013-09-16 | 2015-08-11 | International Business Machines Corporation | Conformal doping for FinFET devices |
US20150079773A1 (en) * | 2013-09-16 | 2015-03-19 | Globalfoundries Inc. | Conformal doping for finfet devices |
CN104733285A (en) * | 2013-12-24 | 2015-06-24 | 中国科学院微电子研究所 | Method for manufacturing zinc-doped ultra shallow junction on surface of semiconductor substrate |
US11276760B2 (en) | 2014-06-26 | 2022-03-15 | Intel Corporation | Non-planar semiconductor device having omega-fin with doped sub-fin region and method to fabricate same |
EP3425675A1 (en) * | 2014-06-26 | 2019-01-09 | Intel Corporation | Non-planar semiconductor device having omega-fin with doped sub-fin region |
US9601333B2 (en) * | 2014-10-02 | 2017-03-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Etching process |
US20160189963A1 (en) * | 2014-12-25 | 2016-06-30 | Tokyo Electron Limited | Doping method and semiconductor element manufacturing method |
US20160260611A1 (en) * | 2015-03-03 | 2016-09-08 | Tokyo Electron Limited | Method of controlling solid phase diffusion of boron dopants to form ultra-shallow doping regions |
US9899224B2 (en) * | 2015-03-03 | 2018-02-20 | Tokyo Electron Limited | Method of controlling solid phase diffusion of boron dopants to form ultra-shallow doping regions |
KR101852673B1 (en) | 2015-03-03 | 2018-04-30 | 도쿄엘렉트론가부시키가이샤 | Method of controlling solid phase diffusion of boron dopants to form ultra-shallow doping regions |
KR20180055835A (en) * | 2015-10-15 | 2018-05-25 | 어플라이드 머티어리얼스, 인코포레이티드 | Conformal doping of 3D SI structures using conformal dopant deposition |
JP2018532272A (en) * | 2015-10-15 | 2018-11-01 | アプライド マテリアルズ インコーポレイテッドApplied Materials,Incorporated | Conformal doping in 3D SI structures using conformal dopant deposition |
US9640400B1 (en) * | 2015-10-15 | 2017-05-02 | Applied Materials, Inc. | Conformal doping in 3D si structure using conformal dopant deposition |
KR102608805B1 (en) | 2015-10-15 | 2023-11-30 | 어플라이드 머티어리얼스, 인코포레이티드 | Conformal doping of 3D SI structures using conformal dopant deposition. |
US9842913B1 (en) * | 2016-05-18 | 2017-12-12 | Globalfoundries Inc. | Integrated circuit fabrication with boron etch-stop layer |
US20170338329A1 (en) * | 2016-05-18 | 2017-11-23 | Globalfoundries Inc. | Integrated circuit fabrication with boron etch-stop layer |
US10224418B2 (en) | 2016-05-18 | 2019-03-05 | Globalfoundries Inc. | Integrated circuit fabrication with boron etch-stop layer |
US10388762B2 (en) | 2016-06-06 | 2019-08-20 | Kokusai Electric Corporation | Method of manufacturing semiconductor device |
US11462630B2 (en) | 2017-09-03 | 2022-10-04 | Applied Materials, Inc. | Conformal halogen doping in 3D structures using conformal dopant film deposition |
CN115117198A (en) * | 2022-05-16 | 2022-09-27 | 上海交通大学 | Preparation method of delta doping layer and electronic device |
Also Published As
Publication number | Publication date |
---|---|
TW201308401A (en) | 2013-02-16 |
US20150072510A1 (en) | 2015-03-12 |
US8580664B2 (en) | 2013-11-12 |
US20140073122A1 (en) | 2014-03-13 |
TWI533357B (en) | 2016-05-11 |
US9012316B2 (en) | 2015-04-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9012316B2 (en) | Method for forming ultra-shallow boron doping regions by solid phase diffusion | |
US8877620B2 (en) | Method for forming ultra-shallow doping regions by solid phase diffusion | |
JP6085592B2 (en) | Method for forming ultra shallow doping region by solid phase diffusion | |
US9899224B2 (en) | Method of controlling solid phase diffusion of boron dopants to form ultra-shallow doping regions | |
US8703593B2 (en) | Techniques for FinFET doping | |
US7094639B2 (en) | Method for fabricating semiconductor device | |
US7893502B2 (en) | Threshold voltage improvement employing fluorine implantation and adjustment oxide layer | |
US20110269287A1 (en) | Methods for doping fin field-effect transistors | |
TW201639153A (en) | Semiconductor structure and method for fabricating the same | |
US9978649B2 (en) | Solid source doping for source and drain extension doping | |
US9865731B2 (en) | Semiconductor device and manufacturing method thereof | |
US20230058186A1 (en) | Ultra-shallow dopant and ohmic contact regions by solid state diffusion | |
US20230061683A1 (en) | Method of Forming 3-Dimensional Spacer | |
KR20240051949A (en) | Ultrafine dopants and ohmic contact areas by solid-state diffusion | |
JP2006019615A (en) | Semiconductor device and its manufacturing method | |
JP2005244066A (en) | Semiconductor device, and manufacturing method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TOKYO ELECTRON LIMITED, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CLARK, ROBERT D;REEL/FRAME:026121/0097 Effective date: 20110331 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |