US20110259627A1 - Circuit board with buried circuit pattern - Google Patents
Circuit board with buried circuit pattern Download PDFInfo
- Publication number
- US20110259627A1 US20110259627A1 US13/067,883 US201113067883A US2011259627A1 US 20110259627 A1 US20110259627 A1 US 20110259627A1 US 201113067883 A US201113067883 A US 201113067883A US 2011259627 A1 US2011259627 A1 US 2011259627A1
- Authority
- US
- United States
- Prior art keywords
- circuit
- solder
- carrier
- pads
- insulator
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 229910000679 solder Inorganic materials 0.000 claims abstract description 142
- 239000012212 insulator Substances 0.000 claims abstract description 77
- 229910052751 metal Inorganic materials 0.000 claims description 57
- 239000002184 metal Substances 0.000 claims description 57
- 239000010931 gold Substances 0.000 claims description 38
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 claims description 25
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 claims description 20
- 229910052737 gold Inorganic materials 0.000 claims description 20
- 229910052759 nickel Inorganic materials 0.000 claims description 9
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 claims description 6
- 229910052709 silver Inorganic materials 0.000 claims description 6
- 239000004332 silver Substances 0.000 claims description 6
- 229920002120 photoresistant polymer Polymers 0.000 description 43
- 238000000034 method Methods 0.000 description 32
- 239000004020 conductor Substances 0.000 description 17
- 230000008569 process Effects 0.000 description 15
- 239000010949 copper Substances 0.000 description 14
- 239000000463 material Substances 0.000 description 14
- 238000004519 manufacturing process Methods 0.000 description 11
- 238000007747 plating Methods 0.000 description 10
- 238000009713 electroplating Methods 0.000 description 9
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 7
- 229910052802 copper Inorganic materials 0.000 description 7
- 238000003825 pressing Methods 0.000 description 6
- 238000010586 diagram Methods 0.000 description 4
- 238000007772 electroless plating Methods 0.000 description 4
- 239000003822 epoxy resin Substances 0.000 description 4
- 239000011521 glass Substances 0.000 description 4
- 238000007641 inkjet printing Methods 0.000 description 4
- 230000010354 integration Effects 0.000 description 4
- 239000007788 liquid Substances 0.000 description 4
- 238000005498 polishing Methods 0.000 description 4
- 229920000647 polyepoxide Polymers 0.000 description 4
- 229920005989 resin Polymers 0.000 description 4
- 239000011347 resin Substances 0.000 description 4
- 229910052782 aluminium Inorganic materials 0.000 description 3
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 3
- 230000008901 benefit Effects 0.000 description 3
- 238000005530 etching Methods 0.000 description 3
- 239000000126 substance Substances 0.000 description 3
- 238000005452 bending Methods 0.000 description 2
- 239000000969 carrier Substances 0.000 description 2
- 239000011651 chromium Substances 0.000 description 2
- 230000008878 coupling Effects 0.000 description 2
- 238000010168 coupling process Methods 0.000 description 2
- 238000005859 coupling reaction Methods 0.000 description 2
- 239000003365 glass fiber Substances 0.000 description 2
- 230000005012 migration Effects 0.000 description 2
- 238000013508 migration Methods 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 229920001169 thermoplastic Polymers 0.000 description 2
- 229920005992 thermoplastic resin Polymers 0.000 description 2
- 229920001187 thermosetting polymer Polymers 0.000 description 2
- 239000004416 thermosoftening plastic Substances 0.000 description 2
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 description 1
- 239000004593 Epoxy Substances 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 229910052804 chromium Inorganic materials 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 229920001940 conductive polymer Polymers 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000000379 polymerizing effect Effects 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
- H05K3/20—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by affixing prefabricated conductor pattern
- H05K3/205—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by affixing prefabricated conductor pattern using a pattern electroplated or electroformed on a metallic carrier
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/3457—Solder materials or compositions; Methods of application thereof
- H05K3/3478—Applying solder preforms; Transferring prefabricated solder patterns
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/4007—Surface contacts, e.g. bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
- H05K2201/09745—Recess in conductor, e.g. in pad or in metallic substrate
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10674—Flip chip
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/03—Metal processing
- H05K2203/0338—Transferring metal or conductive material other than a circuit pattern, e.g. bump, solder, printed component
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/04—Soldering or other types of metallurgic bonding
- H05K2203/0435—Metal coated solder, e.g. for passivation of solder balls
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49126—Assembling bases
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49128—Assembling formed circuit to base
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
- Y10T29/49144—Assembling to base an electrical component, e.g., capacitor, etc. by metal fusion
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49147—Assembling terminal to base
- Y10T29/49149—Assembling terminal to base by metal fusion bonding
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
- Y10T29/49165—Manufacturing circuit on or in base by forming conductive walled aperture in base
Definitions
- the present invention relates to a circuit board and a method of manufacturing the circuit board.
- solder bumps are positioned between the flip chips and the board for electrical connection, where a coining operation may be performed on the solder bumps to ensure the reliability of electrical contact between the flip chips and the board.
- This coining operation is a process performed for each unit, and thus entails a long lead time.
- the overall thickness of the package may be increased after mounting the flip chip.
- circuit pattern formed on the board according to the related art may be exposed at the upper portion of the board, so that the overall height may be increased, and undercuts may occur at the attachment portions of the circuit pattern and board, so that the circuit may be peeled off from the board.
- An aspect of the invention is to invention is to provide a circuit board, and a method of manufacturing a circuit board, in which the circuit patterns and bump pads including solder pads are formed beforehand on a carrier and copied onto an insulator, to allow the bump pads and circuit patterns to be buried in the board and provide high-density circuit patterns and flat bump pads.
- One aspect of the invention provides a circuit board, which includes an insulator that includes a groove, a circuit layer which fills a portion of the groove, a solder pad on the circuit layer which fills the remainder of the groove, and a circuit pattern which is electrically connected with the circuit layer and which is buried in the insulator such that a portion of the circuit pattern is exposed at a surface of the insulator.
- the circuit pattern may be buried in either surface of the insulator.
- a metal film may additionally be included between the circuit layer and the solder pad.
- the circuit layer may be formed at a bottom of the groove and at a side wall of the groove extending from the bottom, and the metal film may be made to cover the circuit layer.
- the solder pad may contain at least one of lead (Pb), gold (Au), and silver (Ag), while the metal film may contain at least one of gold (Au) and nickel (Ni).
- Another aspect of the invention provides a method of manufacturing a circuit board that includes a bump pad on which a solder bump may be placed.
- the method may include forming a solder pad on a surface of a first carrier; forming a metal film, which covers the solder pad and which extends to a bump pad forming region; forming a circuit layer and a circuit pattern, which are electrically connected with the metal film, on a surface of the first carrier; pressing the first carrier and an insulator such that a surface of the first carrier and the insulator faces each other; and removing the first carrier.
- An operation of leveling the insulator may additionally be included, after removing the first carrier.
- Forming the solder pad may include selectively forming photoresist on a surface of the first carrier to form an intaglio pattern corresponding with the solder pad, filling solder paste in the intaglio pattern, reflowing the solder paste, and removing the photoresist.
- Forming the metal film may include selectively forming photoresist on the first carrier to form an intaglio pattern corresponding with the bump pad forming region, forming a metal film in the intaglio pattern, and removing the photoresist.
- Forming the circuit layer and the circuit pattern may include selectively forming photoresist on a surface of the first carrier to form an intaglio pattern corresponding with the circuit pattern and the bump pad forming region, filling solder paste in the intaglio pattern, and removing the photoresist.
- Filling the solder paste in the intaglio pattern may be performed by electroplating.
- Forming the solder pad may include forming a board pad on a surface of a second carrier, forming the circuit layer and the circuit pattern may include forming a circuit pattern electrically connected with the board pad on a surface of the second carrier, pressing the first carrier and the insulator may include pressing the first carrier and the second carrier onto either surface of the insulator such that a surface of the first carrier and a surface of the second carrier respectively face the insulator, and removing the first carrier may include removing the first carrier and the second carrier.
- FIG. 1 is a cross-sectional view illustrating a circuit board having a mounted chip, according to an embodiment of the invention.
- FIG. 2 , FIG. 3 , FIG. 4 , FIG. 5 , FIG. 6 , FIG. 7 , FIG. 8 , FIG. 9 and FIG. 10 represent a flow diagram illustrating a process of forming bump pads and a circuit pattern according to an embodiment of the invention.
- FIG. 11 , FIG. 12 , FIG. 13 , FIG. 14 and FIG. 15 represent a flow diagram illustrating a process of manufacturing a circuit board according to an embodiment of the invention.
- FIG. 16 is a flowchart illustrating a method of manufacturing a circuit board according to an embodiment of the invention.
- circuit board and manufacturing method thereof will be described below in more detail with reference to the accompanying drawings, in which those components are rendered the same reference numeral that are the same or are in correspondence, regardless of the figure number, and redundant explanations are omitted.
- FIG. 1 is a cross-sectional view illustrating a circuit board having a mounted chip, according to an embodiment of the invention.
- a chip 12 solder bumps 14 , an insulator 16 , underfill 18 , bump pads 23 , board pads 30 , solder pads 20 , metal film 22 , a circuit layer 24 , a circuit pattern 26 , solder balls 32 , vias 28 , and solder resist 34 .
- the preferred method of connection between a semiconductor chip and a circuit board is shifting from wire bonding to flip chip bonding.
- Flip chip bonding involves electrically connecting a chip 12 with the circuit board using solder bumps 14 , instead of metal wires. After applying underfill 18 to protect the solder bumps 14 from mechanical damage and the external environment, solder balls 32 may be attached onto the surface of the circuit board opposite the surface where the chip 12 is attached, for electrical connection with an external circuit board.
- This flip chip bonding allows a short electrical distance between the chip 12 and the circuit board to provide higher electrical speeds, and also makes it possible, in accordance with higher levels of integration, to arrange the solder bumps 14 in arrays to respond to the chip 12 having multiple pins.
- the solder bumps 14 may be coupled to the metal pad (not shown) of the chip 12 , while the solder bumps 14 coupled to the chip 12 may be coupled to bump pads 23 formed on the circuit board for electrical connection.
- connection between the solder bumps 14 and the bump pads 23 may include mounting the solder bumps 14 after aligning the solder bumps 14 with the bump pads 23 , and then placing these in an oven for reflowing, so that the connection between the chip 12 and the circuit board may be implemented by the solder.
- bump pads 23 composed of solder pads 20 and metal film 22 are used to ensure the reliability of electrical contact. That is, the solder pads 20 are used that are made of the same material as for the solder bumps 14 , so that the solder bumps 14 and solder pads 20 may be coupled better when the solder is fused during the reflow process.
- an underfill 18 may be applied to fill the space between the chip 12 and the circuit board and thus protect the solder, using an underfill material including epoxy, etc.
- solder balls 32 for electrically connecting with an external circuit board, etc. may be attached to surface of the circuit board opposite the surface where the chip 12 is mounted, to complete a semiconductor package.
- the solder balls 32 may be coupled to the board pads 30 formed on the circuit board, to form a plane arrangement for coupling with an external circuit board, thereby allowing higher levels of integration and greater numbers of pins.
- a circuit board according to this embodiment may be composed of an insulator which includes grooves, a circuit layer 24 which fills a portion of the grooves, solder pads 20 on the circuit layer 24 which fill the remainder of the grooves, and a circuit pattern 26 which is electrically connected with the circuit layer and which is buried in the insulator 16 such that a portion is exposed at the surface of the insulator 16 .
- the circuit pattern 26 may be buried each on both surfaces of the insulator 16 .
- a metal film 22 may be included between the circuit layer 24 and solder pads 20 .
- a bump pad 23 may be composed of the solder pad 20 and metal film 22 , and may be connected with the circuit pattern 26 by way of the circuit layer 24 , when a solder bump 14 is mounted.
- the circuit layer 24 may be formed at the bottom of a groove formed in the insulator 16 and may extend from the bottom to be formed on portions of the side walls of the groove.
- the metal film 22 may be made to cover the circuit layer 24 . That is, while it is possible to have the circuit layer 24 fill a portion of the groove formed in the insulator 16 , stack a metal layer on, and have the solder pads 20 on the metal layer, instead, the circuit layer 24 may be formed on the bottom of the groove and on the side walls of the groove extending from the bottom, to thus form another smaller groove, with the metal film 22 covering the circuit layer 24 and solder filling the remainder of the groove, thereby forming a solder pad 20 .
- a portion of the metal film 22 and the solder pad 20 may be exposed at the insulator 16 , where the exposed portion of the metal film 22 and the solder pad 20 form a bump pad 23 , on which a solder bump 14 may be mounted.
- the circuit layer 24 may be a part of the circuit pattern 26 of the insulator 16 , and may be connected with the circuit pattern 26 to form an electrical connection with the chip 12 and the circuit pattern 26 of the insulator 16 .
- the solder pads 20 may be made of the same material as that of the solder bumps 14 , and may include at least one of lead (Pb), gold (Au), and silver (Ag).
- the metal film 22 may be to protect the solder pads 20 and improve adhesion with the circuit layer 24 , and may be made by plating gold (Au) or nickel (Ni), where it is also possible to form the metal film 22 by plating with nickel (Ni) and then plating again with gold (Au). Of course, it is also possible to place the solder pads 20 directly on the circuit layer 24 without using a metal film 22 .
- the circuit pattern 26 in a circuit board may be buried in the insulator 16 such that a portion is exposed at the surface of the board. If the circuit pattern 26 is buried in the insulator 16 , there may be greater adhesion between the circuit and the insulator 16 so that there may be less peeling, and the overall thickness of the circuit board may be reduced. In addition, as the circuit is buried inside the insulator 16 , there may be greater evenness and easier heat release. Moreover, there may be less likelihood of bending occurring of the circuit board, and higher reliability with respect to ion migration between adjacent circuits.
- FIG. 2 , FIG. 3 , FIG. 4 , FIG. 5 , FIG. 6 , FIG. 7 , FIG. 8 , FIG. 9 and FIG. 10 represent a flow diagram illustrating a process of forming bump pads and a circuit pattern according to an embodiment of the invention.
- solder paste 40 photosensitive material 35 , photoresist 36 , a seed layer 38 , a first carrier 42 , metal film 22 , a circuit layer 24 , solder pads 20 , and a circuit pattern 26 .
- the method of forming the bump pads 23 and the circuit pattern 26 on the first carrier may include the operations of forming solder pads 20 on a surface of the first carrier 42 , forming a metal film 22 that covers the solder pads 20 and extends to a region corresponding to the bump pads 23 , and forming a circuit pattern 26 on a surface of the carrier that is electrically connected with the metal film 22 .
- Forming the solder pads 20 on a surface of the first carrier 42 may include, with reference to drawings FIG. 2 and FIG. 3 , selectively forming photoresist 36 on a surface of the first carrier 42 to form an intaglio pattern that is in correspondence with the solder pads 20 , filling the intaglio pattern with solder paste 40 , reflowing the solder paste 40 , and then removing the photoresist 36 , to form the solder pads 20 .
- the method of selectively forming photoresist 36 on a surface of the first carrier 42 to form an intaglio pattern may include first applying photosensitive material 35 on a surface of the first carrier 42 using existing equipment, fabricating a photomask in correspondence with the solder pad 20 region within the multiple bump pads 23 on which the solder bumps 14 are to be mounted, and afterwards stacking the photomask on the surface of the first carrier 42 coated with photosensitive material 35 and then exposing to ultraviolet rays. After the exposure, when the non-cured portions of the photosensitive material 35 are developed with developing liquid, an intaglio pattern may be formed that is in correspondence with the solder pad 20 forming region on the surface of the first carrier 42 . The cured photosensitive material 35 that is not removed by the developing liquid may become the photoresist 36 .
- solder paste 40 When the intaglio pattern is formed on the first carrier 42 , it may be filled in with solder paste 40 .
- any method apparent to those skilled in the art may be used, such as filling in solder paste 40 using a blade, and filling in solder paste 40 ink using inkjet printing, etc.
- the solder paste 40 filled in the intaglio pattern may be made of the same material as that of the solder bumps 14 , and may include at least one of lead (Pb), gold (Au), and silver (Ag).
- solder paste 40 When the solder paste 40 is filled in, a reflow process may be performed for curing the solder paste 40 .
- the solder paste 40 may have a round form at the upper surface, due to surface tension.
- the photoresist 36 is removed after the reflow process, the solder pads 20 may be completed on the surface of the first carrier, as illustrated in FIG. 4 .
- the method of forming the metal film 22 that covers the solder pads 20 and extends to a region corresponding to the bump pads 23 may include, as illustrated in FIG. 5 , FIG. 6 and FIG. 7 , selectively forming photoresist 36 on the first carrier 42 , on which solder pads 20 are formed, to form an intaglio pattern that is in correspondence with the bump pad 23 forming region, forming the metal film 22 in the intaglio pattern, and then removing the photoresist 36 .
- the bump pads 23 include the solder pads 20 and metal film 22 , where the forming region of the bump pads 23 is greater than the solder pad 20 forming region.
- the metal film 22 may be formed such that covers the solder pads 20 , between the solder pad 20 forming region and the bump pad 23 forming region.
- an intaglio pattern may be formed, which is greater than the intaglio pattern for forming the solder pads 20 , on the surface of the first carrier 42 where the solder pads 20 are formed. That is, as illustrated in FIG. 5 , the photoresist 36 may be formed on the surface of the first carrier 42 to form an intaglio pattern corresponding to the bump pad 23 forming region.
- the metal film 22 may be formed for protecting the solder pads 20 as well as for improving adhesion with the circuit pattern 26 that is to be formed later.
- a method apparent to those skilled in the art may be used for forming the metal film 22 , such as plating by electroless plating and/or electroplating, filling with metal paste, applying metallic ink by inkjet printing, and sputtering, etc.
- a film made of gold (Au) or nickel (Ni) may be formed for the metal film 22 , while it is also possible to first form the nickel and then form the gold again thereon.
- gold (Au) plating was performed to form the metal film 22 .
- a process of forming a seed layer 38 on the surface of the first carrier 42 may exist before forming the solder pads 20 , and gold (Au) electroplating may be performed using this seed layer 38 as an electrode.
- the metal film 22 By forming the metal film 22 after forming the intaglio pattern corresponding to the bump pad 23 forming region that is greater than the intaglio pattern corresponding to the solder pad 20 forming region, the metal film 22 may be formed which covers the already formed solder pads 20 and which exists between the solder pad 20 forming region and the bump pad 23 forming region. Afterwards, the photoresist 36 used for forming the intaglio pattern corresponding to the bump pad 23 forming region may be removed.
- the photoresist 36 for forming the intaglio pattern corresponding with the solder pads 20 need not be removed, but may instead be used, in forming the metal film 22 to just cover the solder pads 20 . Furthermore, in the process of forming the circuit pattern 26 , which will be described later, if the photoresist 36 for forming the intaglio pattern corresponding to the solder pads 20 are not removed but used again, it is also possible to manufacture a circuit board having a structure of the solder pads 20 , metal film 22 , and circuit pattern 26 stacked in order.
- a circuit pattern 26 electrically connected with the metal film 22 may be formed, as illustrated in FIG. 8 , FIG. 9 and FIG. 10 .
- the method of forming the circuit pattern 26 may include selectively forming photoresist 36 on the surface of the first carrier 42 where the solder pads 20 and metal film 22 are formed to form an intaglio pattern corresponding to the circuit pattern 26 and bump pad 23 forming region, filling the intaglio pattern with conductive material, and then removing the photoresist 36 .
- the circuit layer 24 described above may be included in the circuit pattern 26 .
- the circuit layer 24 may be a part of the circuit pattern 26 formed at one side of the bump pads 23 , where the circuit pattern 26 may enable electrical connection between the chip 12 , circuit board, and an external circuit board.
- the circuit layer 24 and circuit pattern 26 may be formed at the same time.
- a conductive material may be filled in the intaglio pattern.
- a method apparent to those skilled in the art may be used for filling in the conductive material, such as plating by electroless plating and/or electroplating, filling with conductive paste, filling with conductive ink by inkjet printing, and filling by polymerizing a conductive polymer, etc.
- a conductive material known to those skilled in the art may be used, such as aluminum (Al), silver (Ag), copper (Cu), and chromium (Cr), etc.
- the first carrier 42 having a seed layer 38 formed thereon is used, in performing copper (Cu) electroplating, with the seed layer 38 as the electrode, to fill the conductive material of copper (Cu) in the intaglio pattern.
- the first carrier 42 is made of an insulating resin, etc., it is also possible to fill the intaglio pattern with conductive material by first performing electroless plating to form a seed layer 38 and then using this as the electrode to perform electroplating. Later, when the conductive material is filled in, the photoresist 36 may be removed.
- a first carrier 42 may be manufactured that has bump pads 23 and a circuit pattern 26 formed on its surface in relievo.
- FIG. 11 , FIG. 12 , FIG. 13 , FIG. 14 and FIG. 15 represent a flow diagram illustrating a process of manufacturing a circuit board according to an embodiment of the invention.
- solder pads 20 metal film 22 , a circuit layer 24 , board pads 30 , seed layers 38 , circuit patterns 26 , a first carrier 42 , an insulator 16 , a second carrier 44 , vias 28 , and solder resist 34 .
- This embodiment illustrates a process of forming the bump pads 23 and circuit pattern 26 on one surface of the insulator 16 and forming the board pads 30 and circuit pattern 26 on the other surface of the insulator 16 with a single pressing.
- a pressing carrier (not shown) may be placed at the other surface of the insulator 16 to apply an equal amount of pressure.
- the first carrier 42 may be prepared which has the bump pads 23 and circuit pattern 26 formed on one surface in relievo, according to a method described above.
- the board pads 30 may be formed, by selectively forming photoresist on a surface of the second carrier 44 to form an intaglio pattern corresponding to a board pad 30 forming region, filling the intaglio pattern with a conductive material including at least one of nickel (Ni), gold (Au), aluminum (Al), and copper (Cu), and removing the photoresist.
- a conductive material including at least one of nickel (Ni), gold (Au), aluminum (Al), and copper (Cu)
- photoresist may be selectively formed on the surface of the second carrier 44 that is in correspondence with the circuit pattern 26 to be formed on the other surface of the insulator 16 , the intaglio pattern may be filled in with conductive material, and then the photoresist may be removed, to prepare the second carrier 44 that has the board pads 30 and circuit pattern 26 formed on its surface in relievo.
- the surface of the first carrier 42 on which the bump pads 23 and circuit pattern 26 are formed, and the surface of the second carrier 44 on which the board pads 30 and circuit pattern 26 are formed, may be made to face either surface of the insulator 16 .
- the first carrier 42 and second carrier 44 may be removed, to result in the bump pads 23 , board pads 30 , and circuit patterns 26 buried and transcribed into the insulator 16 .
- a leveling operation may be performed, such as by etching one or both surfaces of the insulator 16 or by chemical mechanical polishing (CMP), to remove the seed layer 38 and level the circuit board.
- CMP chemical mechanical polishing
- the insulator 16 may include at least one of thermoplastic resin and glass epoxy resin, and when the bump pads 23 , board pads 30 , and circuit patterns 26 are being transcribed into the insulator 16 , the insulator 16 may be in a softened state. That is, after softening the insulator 16 by raising the temperature to the softening temperature of the thermoplastic and/or glass epoxy resin, burying in the softened insulator 16 the bump pads 23 , board pads 30 , and circuit patterns 26 that are formed in relievo on the first and second carriers 42 , 44 , and then separating or removing the first and second carriers 42 , 44 , the circuit board may be manufactured, when the insulator 16 is cured, that has the bump pads 23 , board pads 30 , and circuit patterns 26 in a buried form.
- thermosetting resin is impregnated in glass fibers to provide a semi-cured state.
- vias 28 may be formed for electrical interconnection between one and the other surfaces of the insulator, and solder resist 34 may be coated for protecting the board surface and preventing solder bridges, to manufacture a circuit board having buried bump pads 23 , board pads 30 , and circuit patterns 26 .
- FIG. 16 is a flowchart illustrating a method of manufacturing a circuit board according to an embodiment of the invention.
- solder pads may be formed on a surface of a first carrier.
- the process of forming the solder pads on the surface of the first carrier may be by selectively forming photoresist on a surface of the first carrier to form an intaglio pattern corresponding with the solder pads, filling solder paste in the intaglio pattern, reflowing the solder paste, and then removing the photoresist.
- the method of selectively forming photoresist on a surface of the first carrier to form an intaglio pattern may include first applying photosensitive material on a surface of the first carrier using existing equipment, fabricating a photomask in correspondence with the solder pad region within the multiple bump pads on which the solder bumps are to be mounted, and afterwards stacking the photomask on the surface of the first carrier coated with photosensitive material and then exposing to ultraviolet rays. After the exposure, when the non-cured portions of the photosensitive material are developed with developing liquid, an intaglio pattern may be formed that is in correspondence with the solder pad forming region on the surface of the first carrier. The cured photosensitive material that is not removed by the developing liquid may become the photoresist (S 110 ).
- solder paste may be filled in the intaglio pattern.
- any method apparent to those skilled in the art may be used, such as filling in solder paste using a blade, and filling in solder paste ink using inkjet printing, etc.
- the solder paste filled in the intaglio pattern may be made of the same material as that of the solder bumps, and may include at least one of lead (Pb), gold (Au), and silver (Ag) (S 120 ).
- solder paste When the solder paste is filled in, a reflow process may be performed for curing the solder paste.
- the solder paste may have a round form at the upper surface, due to surface tension (S 130 ).
- the photoresist is removed after the reflow process (S 140 )
- the solder pads may be completed on the surface of the first carrier.
- a metal film is formed which covers the solder pads and extends to the region corresponding to the bump pads.
- the metal film may be formed by selectively forming photoresist on the first carrier, on which the solder pads are formed, to form an intaglio pattern that is in correspondence with the bump pad forming region, forming the metal film in the intaglio pattern, and then removing the photoresist.
- the metal film may be formed such that covers the solder pads, between the solder pad forming region and the bump pad forming region.
- an intaglio pattern may be formed, which is greater than the intaglio pattern for forming the solder pads, on the surface of the first carrier where the solder pads are formed.
- the photoresist may be formed on the surface of the first carrier to form an intaglio pattern corresponding to the bump pad forming region (S 210 ).
- the metal film may be formed for protecting the solder pads as well as for improving adhesion with the circuit pattern that is to be formed later.
- gold (Au) plating was performed to form the metal film.
- a process of forming a seed layer on the surface of the first carrier may be performed before forming the solder pads, and gold (Au) electroplating may be performed using this seed layer as an electrode.
- the metal film By forming the metal film after forming the intaglio pattern corresponding to the bump pad forming region, the metal film may be formed which covers the already formed solder pads and which exists between the solder pad forming region and the bump pad forming region (S 220 ).
- the photoresist used for forming the intaglio pattern corresponding to the bump pad forming region may be removed (S 230 ).
- a circuit pattern and a circuit layer electrically connected with the metal film may be formed on the surface of the first carrier.
- the circuit layer and circuit pattern may be formed by selectively forming photoresist on the surface of the first carrier where the solder pads and metal film are formed to form an intaglio pattern corresponding to the circuit pattern and bump pad forming region, filling the intaglio pattern with conductive material, and then removing the photoresist.
- the circuit layer may be included in the circuit pattern. That is, the circuit layer may be a part of the circuit pattern formed at the lower portion of the bump pads, where the circuit pattern may enable electrical connection between the chip, circuit board, and an external circuit board.
- the circuit layer and circuit pattern may be formed at the same time (S 310 ).
- a conductive material may be filled in the intaglio pattern.
- copper (Cu) electroplating is performed using a first carrier having a seed layer formed thereon, with the seed layer as the electrode, to fill the conductive material of copper (Cu) in the intaglio pattern.
- the first carrier is made of an insulating resin, etc., it is also possible to fill the intaglio pattern with conductive material by first performing electroless plating to form a seed layer and then using this as the electrode to perform electroplating (S 320 ). Later, when the conductive material is filled in, the photoresist may be removed (S 330 ).
- a first carrier may be manufactured that has bump pads and a circuit pattern formed on its surface in relievo.
- the insulator may include at least one of thermoplastic resin and glass epoxy resin, and when the bump pads and circuit pattern are being transcribed into the insulator, the insulator may be in a softened state. That is, after softening the insulator by raising the temperature to the softening temperature of thermoplastic and/or glass epoxy resin, the bump pads and circuit pattern that are formed in relievo on the first carrier may be buried in the softened insulator. It is also possible, however, to use prepreg as the insulator, in which thermosetting resin is impregnated in glass fibers to provide a semi-cured state.
- one surface or both surfaces of the insulator are leveled.
- the seed layer may be removed by etching one or both surfaces of the insulator or by chemical mechanical polishing (CMP), and the circuit board may be leveled overall by polishing portions on one or both surfaces of the insulator by CMP.
- CMP chemical mechanical polishing
- the first carrier may be prepared which has the bump pads and circuit pattern formed on one surface in relievo, according to a method described above.
- the board pads may be formed, by selectively forming photoresist on a surface of a second carrier to form an intaglio pattern corresponding to a board pad forming region, filling the intaglio pattern with a conductive material including at least one of nickel (Ni), gold (Au), aluminum (Al), and copper (Cu), and removing the photoresist.
- photoresist may be selectively formed on the surface of the second carrier that is in correspondence with the circuit pattern to be formed on the other surface of the insulator, the intaglio pattern may be filled in with conductive material, and then the photoresist may be removed, to prepare the second carrier that has the board pads and circuit pattern formed on its surface in relievo.
- the surface of the first carrier on which the bump pads and circuit pattern are formed, and the surface of the second carrier on which the board pads and circuit pattern are formed may be made to face either surface of the insulator.
- the first carrier and second carrier may be removed, whereby the bump pads, board pads, and circuit patterns may be buried and transcribed into the insulator.
- a leveling operation may be performed, such as by etching one or both surfaces of the insulator or by chemical mechanical polishing (CMP), to remove the seed layer and level the circuit board.
- vias may be formed for electrical interconnection between one surface and the other surface of the insulator, and solder resist may be applied for protecting the board surface and preventing solder bridges, to manufacture a circuit board having buried bump pads, board pads, and circuit patterns.
- the amount of solder for the contacting of a flip chip can be adjusted, and solder can be filled inside the board, so that after installing a chip, the overall thickness of the package can be reduced. Furthermore, by forming flat bump pads, the lead time for the coining operation may also be reduced.
- a circuit board can be manufactured that has circuits of high density.
- the circuits can be formed inside the board, so that the adhesion between the circuits and the board can be increased, leading to less peeling of the circuits, and the overall thickness of the board can be reduced.
- circuits can be formed inside the board, there can be greater evenness and easier heat release. Moreover, there is less likelihood of bending of the circuit board, and higher reliability with respect to ion migration between adjacent circuits.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Manufacturing Of Printed Wiring (AREA)
- Electric Connection Of Electric Components To Printed Circuits (AREA)
Abstract
A circuit board includes: an insulator having a groove; a circuit layer filling a portion of the groove; a solder pad on the circuit layer filling the remainder of the groove; and a circuit pattern electrically connected with the circuit layer, the circuit pattern buried in the insulator such that a portion of the circuit pattern is exposed at a surface of the insulator.
Description
- This application is a U.S. divisional application filed under 37 CFR 1.53(b) claiming priority benefit of U.S. Ser. No. 11/976,070 filed in the United States on Oct. 19, 2007, which claims earlier priority benefit to Korean Patent Application No. 10-2006-0105923 filed with the Korean Intellectual Property Office on Oct. 30, 2006, the disclosures of which are incorporated herein by reference.
- 1. Field
- The present invention relates to a circuit board and a method of manufacturing the circuit board.
- 2. Description of the Related Art
- With recent advances in the electronics industry, there is a growing demand for electronic components that provide higher performance, more functionality, and smaller sizes. In this context, there is also a demand for higher integration, lower thickness and finer circuit patterns on the board for surface-mounted components, such as in an SiP (system in package) or 3D package, etc. In particular, in surface mounting technology for mounting electronic components on a board, flip chip bonding is gradually replacing wire bonding as the preferred method for electrically connecting an electronic component with the board.
- In flip chip bonding according to the related art, solder bumps are positioned between the flip chips and the board for electrical connection, where a coining operation may be performed on the solder bumps to ensure the reliability of electrical contact between the flip chips and the board. This coining operation, however, is a process performed for each unit, and thus entails a long lead time.
- Also, when another solder bump is formed on the bump pad of the board onto which the solder bump of the flip chip is placed in order to ensure the reliability of electrical connection between the flip chip and the board, the overall thickness of the package may be increased after mounting the flip chip.
- In addition, the circuit pattern formed on the board according to the related art may be exposed at the upper portion of the board, so that the overall height may be increased, and undercuts may occur at the attachment portions of the circuit pattern and board, so that the circuit may be peeled off from the board.
- An aspect of the invention is to invention is to provide a circuit board, and a method of manufacturing a circuit board, in which the circuit patterns and bump pads including solder pads are formed beforehand on a carrier and copied onto an insulator, to allow the bump pads and circuit patterns to be buried in the board and provide high-density circuit patterns and flat bump pads.
- One aspect of the invention provides a circuit board, which includes an insulator that includes a groove, a circuit layer which fills a portion of the groove, a solder pad on the circuit layer which fills the remainder of the groove, and a circuit pattern which is electrically connected with the circuit layer and which is buried in the insulator such that a portion of the circuit pattern is exposed at a surface of the insulator.
- The circuit pattern may be buried in either surface of the insulator.
- A metal film may additionally be included between the circuit layer and the solder pad.
- The circuit layer may be formed at a bottom of the groove and at a side wall of the groove extending from the bottom, and the metal film may be made to cover the circuit layer.
- The solder pad may contain at least one of lead (Pb), gold (Au), and silver (Ag), while the metal film may contain at least one of gold (Au) and nickel (Ni).
- Another aspect of the invention provides a method of manufacturing a circuit board that includes a bump pad on which a solder bump may be placed. The method may include forming a solder pad on a surface of a first carrier; forming a metal film, which covers the solder pad and which extends to a bump pad forming region; forming a circuit layer and a circuit pattern, which are electrically connected with the metal film, on a surface of the first carrier; pressing the first carrier and an insulator such that a surface of the first carrier and the insulator faces each other; and removing the first carrier.
- An operation of leveling the insulator may additionally be included, after removing the first carrier.
- Forming the solder pad may include selectively forming photoresist on a surface of the first carrier to form an intaglio pattern corresponding with the solder pad, filling solder paste in the intaglio pattern, reflowing the solder paste, and removing the photoresist.
- Forming the metal film may include selectively forming photoresist on the first carrier to form an intaglio pattern corresponding with the bump pad forming region, forming a metal film in the intaglio pattern, and removing the photoresist.
- Forming the circuit layer and the circuit pattern may include selectively forming photoresist on a surface of the first carrier to form an intaglio pattern corresponding with the circuit pattern and the bump pad forming region, filling solder paste in the intaglio pattern, and removing the photoresist.
- Filling the solder paste in the intaglio pattern may be performed by electroplating.
- Forming the solder pad may include forming a board pad on a surface of a second carrier, forming the circuit layer and the circuit pattern may include forming a circuit pattern electrically connected with the board pad on a surface of the second carrier, pressing the first carrier and the insulator may include pressing the first carrier and the second carrier onto either surface of the insulator such that a surface of the first carrier and a surface of the second carrier respectively face the insulator, and removing the first carrier may include removing the first carrier and the second carrier.
- After removing the first carrier and the second carrier, additional operations of leveling either surface of the insulator, forming vias in the insulator, and coating solder resist on the surfaces of the insulator, may be included.
- Additional aspects and advantages of the invention will be set forth in part in the description which follows, and in part will be obvious from the description, or may be learned by practice of the invention.
-
FIG. 1 is a cross-sectional view illustrating a circuit board having a mounted chip, according to an embodiment of the invention. -
FIG. 2 ,FIG. 3 ,FIG. 4 ,FIG. 5 ,FIG. 6 ,FIG. 7 ,FIG. 8 ,FIG. 9 andFIG. 10 represent a flow diagram illustrating a process of forming bump pads and a circuit pattern according to an embodiment of the invention. -
FIG. 11 ,FIG. 12 ,FIG. 13 ,FIG. 14 andFIG. 15 represent a flow diagram illustrating a process of manufacturing a circuit board according to an embodiment of the invention. -
FIG. 16 is a flowchart illustrating a method of manufacturing a circuit board according to an embodiment of the invention. - The circuit board and manufacturing method thereof, according to certain embodiments of the invention, will be described below in more detail with reference to the accompanying drawings, in which those components are rendered the same reference numeral that are the same or are in correspondence, regardless of the figure number, and redundant explanations are omitted.
-
FIG. 1 is a cross-sectional view illustrating a circuit board having a mounted chip, according to an embodiment of the invention. InFIG. 1 are illustrated achip 12,solder bumps 14, aninsulator 16,underfill 18,bump pads 23,board pads 30,solder pads 20,metal film 22, acircuit layer 24, acircuit pattern 26,solder balls 32,vias 28, andsolder resist 34. - With the trend of electronic products towards providing higher integration, higher performance, and smaller sizes, the preferred method of connection between a semiconductor chip and a circuit board is shifting from wire bonding to flip chip bonding.
- Flip chip bonding involves electrically connecting a
chip 12 with the circuit board usingsolder bumps 14, instead of metal wires. After applyingunderfill 18 to protect thesolder bumps 14 from mechanical damage and the external environment,solder balls 32 may be attached onto the surface of the circuit board opposite the surface where thechip 12 is attached, for electrical connection with an external circuit board. This flip chip bonding allows a short electrical distance between thechip 12 and the circuit board to provide higher electrical speeds, and also makes it possible, in accordance with higher levels of integration, to arrange thesolder bumps 14 in arrays to respond to thechip 12 having multiple pins. - The
solder bumps 14 may be coupled to the metal pad (not shown) of thechip 12, while thesolder bumps 14 coupled to thechip 12 may be coupled tobump pads 23 formed on the circuit board for electrical connection. - The connection between the
solder bumps 14 and thebump pads 23 may include mounting thesolder bumps 14 after aligning thesolder bumps 14 with thebump pads 23, and then placing these in an oven for reflowing, so that the connection between thechip 12 and the circuit board may be implemented by the solder. - Whereas in the related art, metal pads made of nickel/gold plating were used as the
bump pads 23, to connect thechip 12 and the circuit board by placing thesolder bumps 14 on the metal pads, in this embodiment,bump pads 23 composed ofsolder pads 20 andmetal film 22 are used to ensure the reliability of electrical contact. That is, thesolder pads 20 are used that are made of the same material as for thesolder bumps 14, so that thesolder bumps 14 andsolder pads 20 may be coupled better when the solder is fused during the reflow process. When thechip 12 and circuit board are coupled due to the coupling of thebump pads 23 andsolder bumps 14, anunderfill 18 may be applied to fill the space between thechip 12 and the circuit board and thus protect the solder, using an underfill material including epoxy, etc. - Next,
solder balls 32 for electrically connecting with an external circuit board, etc., may be attached to surface of the circuit board opposite the surface where thechip 12 is mounted, to complete a semiconductor package. Thesolder balls 32 may be coupled to theboard pads 30 formed on the circuit board, to form a plane arrangement for coupling with an external circuit board, thereby allowing higher levels of integration and greater numbers of pins. - A circuit board according to this embodiment may be composed of an insulator which includes grooves, a
circuit layer 24 which fills a portion of the grooves,solder pads 20 on thecircuit layer 24 which fill the remainder of the grooves, and acircuit pattern 26 which is electrically connected with the circuit layer and which is buried in theinsulator 16 such that a portion is exposed at the surface of theinsulator 16. Thecircuit pattern 26 may be buried each on both surfaces of theinsulator 16. - To improve adhesion between the
circuit layer 24 and thesolder pads 20, ametal film 22 may be included between thecircuit layer 24 andsolder pads 20. Abump pad 23 may be composed of thesolder pad 20 andmetal film 22, and may be connected with thecircuit pattern 26 by way of thecircuit layer 24, when asolder bump 14 is mounted. - In particular, the
circuit layer 24 may be formed at the bottom of a groove formed in theinsulator 16 and may extend from the bottom to be formed on portions of the side walls of the groove. Here, themetal film 22 may be made to cover thecircuit layer 24. That is, while it is possible to have thecircuit layer 24 fill a portion of the groove formed in theinsulator 16, stack a metal layer on, and have thesolder pads 20 on the metal layer, instead, thecircuit layer 24 may be formed on the bottom of the groove and on the side walls of the groove extending from the bottom, to thus form another smaller groove, with themetal film 22 covering thecircuit layer 24 and solder filling the remainder of the groove, thereby forming asolder pad 20. Here, a portion of themetal film 22 and thesolder pad 20 may be exposed at theinsulator 16, where the exposed portion of themetal film 22 and thesolder pad 20 form abump pad 23, on which asolder bump 14 may be mounted. - The
circuit layer 24 may be a part of thecircuit pattern 26 of theinsulator 16, and may be connected with thecircuit pattern 26 to form an electrical connection with thechip 12 and thecircuit pattern 26 of theinsulator 16. - The
solder pads 20 may be made of the same material as that of thesolder bumps 14, and may include at least one of lead (Pb), gold (Au), and silver (Ag). - Also, the
metal film 22 may be to protect thesolder pads 20 and improve adhesion with thecircuit layer 24, and may be made by plating gold (Au) or nickel (Ni), where it is also possible to form themetal film 22 by plating with nickel (Ni) and then plating again with gold (Au). Of course, it is also possible to place thesolder pads 20 directly on thecircuit layer 24 without using ametal film 22. - The
circuit pattern 26 in a circuit board according to this embodiment may be buried in theinsulator 16 such that a portion is exposed at the surface of the board. If thecircuit pattern 26 is buried in theinsulator 16, there may be greater adhesion between the circuit and theinsulator 16 so that there may be less peeling, and the overall thickness of the circuit board may be reduced. In addition, as the circuit is buried inside theinsulator 16, there may be greater evenness and easier heat release. Moreover, there may be less likelihood of bending occurring of the circuit board, and higher reliability with respect to ion migration between adjacent circuits. -
FIG. 2 ,FIG. 3 ,FIG. 4 ,FIG. 5 ,FIG. 6 ,FIG. 7 ,FIG. 8 ,FIG. 9 andFIG. 10 represent a flow diagram illustrating a process of forming bump pads and a circuit pattern according to an embodiment of the invention. InFIG. 2 toFIG. 10 are illustratedsolder paste 40, photosensitive material 35,photoresist 36, aseed layer 38, afirst carrier 42,metal film 22, acircuit layer 24,solder pads 20, and acircuit pattern 26. - The method of forming the
bump pads 23 and thecircuit pattern 26 on the first carrier may include the operations of formingsolder pads 20 on a surface of thefirst carrier 42, forming ametal film 22 that covers thesolder pads 20 and extends to a region corresponding to thebump pads 23, and forming acircuit pattern 26 on a surface of the carrier that is electrically connected with themetal film 22. - Forming the
solder pads 20 on a surface of thefirst carrier 42 may include, with reference to drawingsFIG. 2 andFIG. 3 , selectively formingphotoresist 36 on a surface of thefirst carrier 42 to form an intaglio pattern that is in correspondence with thesolder pads 20, filling the intaglio pattern withsolder paste 40, reflowing thesolder paste 40, and then removing thephotoresist 36, to form thesolder pads 20. - The method of selectively forming
photoresist 36 on a surface of thefirst carrier 42 to form an intaglio pattern may include first applying photosensitive material 35 on a surface of thefirst carrier 42 using existing equipment, fabricating a photomask in correspondence with thesolder pad 20 region within themultiple bump pads 23 on which the solder bumps 14 are to be mounted, and afterwards stacking the photomask on the surface of thefirst carrier 42 coated with photosensitive material 35 and then exposing to ultraviolet rays. After the exposure, when the non-cured portions of the photosensitive material 35 are developed with developing liquid, an intaglio pattern may be formed that is in correspondence with thesolder pad 20 forming region on the surface of thefirst carrier 42. The cured photosensitive material 35 that is not removed by the developing liquid may become thephotoresist 36. - When the intaglio pattern is formed on the
first carrier 42, it may be filled in withsolder paste 40. For the method of fillingsolder paste 40 in the intaglio pattern, any method apparent to those skilled in the art may be used, such as filling insolder paste 40 using a blade, and filling insolder paste 40 ink using inkjet printing, etc. Thesolder paste 40 filled in the intaglio pattern may be made of the same material as that of the solder bumps 14, and may include at least one of lead (Pb), gold (Au), and silver (Ag). - When the
solder paste 40 is filled in, a reflow process may be performed for curing thesolder paste 40. Here, thesolder paste 40 may have a round form at the upper surface, due to surface tension. When thephotoresist 36 is removed after the reflow process, thesolder pads 20 may be completed on the surface of the first carrier, as illustrated inFIG. 4 . - The method of forming the
metal film 22 that covers thesolder pads 20 and extends to a region corresponding to thebump pads 23 may include, as illustrated inFIG. 5 ,FIG. 6 andFIG. 7 , selectively formingphotoresist 36 on thefirst carrier 42, on whichsolder pads 20 are formed, to form an intaglio pattern that is in correspondence with thebump pad 23 forming region, forming themetal film 22 in the intaglio pattern, and then removing thephotoresist 36. - In this embodiment, the
bump pads 23 include thesolder pads 20 andmetal film 22, where the forming region of thebump pads 23 is greater than thesolder pad 20 forming region. Thus, themetal film 22 may be formed such that covers thesolder pads 20, between thesolder pad 20 forming region and thebump pad 23 forming region. To this end, an intaglio pattern may be formed, which is greater than the intaglio pattern for forming thesolder pads 20, on the surface of thefirst carrier 42 where thesolder pads 20 are formed. That is, as illustrated inFIG. 5 , thephotoresist 36 may be formed on the surface of thefirst carrier 42 to form an intaglio pattern corresponding to thebump pad 23 forming region. When the intaglio pattern is formed, themetal film 22 may be formed for protecting thesolder pads 20 as well as for improving adhesion with thecircuit pattern 26 that is to be formed later. - A method apparent to those skilled in the art may be used for forming the
metal film 22, such as plating by electroless plating and/or electroplating, filling with metal paste, applying metallic ink by inkjet printing, and sputtering, etc. A film made of gold (Au) or nickel (Ni) may be formed for themetal film 22, while it is also possible to first form the nickel and then form the gold again thereon. - In this particular embodiment, gold (Au) plating was performed to form the
metal film 22. To perform the gold (Au) plating, a process of forming aseed layer 38 on the surface of thefirst carrier 42 may exist before forming thesolder pads 20, and gold (Au) electroplating may be performed using thisseed layer 38 as an electrode. - By forming the
metal film 22 after forming the intaglio pattern corresponding to thebump pad 23 forming region that is greater than the intaglio pattern corresponding to thesolder pad 20 forming region, themetal film 22 may be formed which covers the already formedsolder pads 20 and which exists between thesolder pad 20 forming region and thebump pad 23 forming region. Afterwards, thephotoresist 36 used for forming the intaglio pattern corresponding to thebump pad 23 forming region may be removed. - In the case that the
bump pad 23 forming region is equal to thesolder pad 20 forming region, thephotoresist 36 for forming the intaglio pattern corresponding with thesolder pads 20 need not be removed, but may instead be used, in forming themetal film 22 to just cover thesolder pads 20. Furthermore, in the process of forming thecircuit pattern 26, which will be described later, if thephotoresist 36 for forming the intaglio pattern corresponding to thesolder pads 20 are not removed but used again, it is also possible to manufacture a circuit board having a structure of thesolder pads 20,metal film 22, andcircuit pattern 26 stacked in order. - When the
solder pads 20 andmetal film 22 are formed, acircuit pattern 26 electrically connected with themetal film 22 may be formed, as illustrated inFIG. 8 ,FIG. 9 andFIG. 10 . The method of forming thecircuit pattern 26 may include selectively formingphotoresist 36 on the surface of thefirst carrier 42 where thesolder pads 20 andmetal film 22 are formed to form an intaglio pattern corresponding to thecircuit pattern 26 andbump pad 23 forming region, filling the intaglio pattern with conductive material, and then removing thephotoresist 36. - The
circuit layer 24 described above may be included in thecircuit pattern 26. In other words, thecircuit layer 24 may be a part of thecircuit pattern 26 formed at one side of thebump pads 23, where thecircuit pattern 26 may enable electrical connection between thechip 12, circuit board, and an external circuit board. Thus, by selectively formingphotoresist 36 on the surface of thefirst carrier 42 to form an intaglio pattern corresponding to thecircuit pattern 26 andbump pad 23 forming region, thecircuit layer 24 andcircuit pattern 26 may be formed at the same time. - When the intaglio pattern corresponding to the
circuit pattern 26 andbump pad 23 forming region is formed, a conductive material may be filled in the intaglio pattern. A method apparent to those skilled in the art may be used for filling in the conductive material, such as plating by electroless plating and/or electroplating, filling with conductive paste, filling with conductive ink by inkjet printing, and filling by polymerizing a conductive polymer, etc. For the conductive material filled in the intaglio pattern, a conductive material known to those skilled in the art may be used, such as aluminum (Al), silver (Ag), copper (Cu), and chromium (Cr), etc. - In this embodiment, the
first carrier 42 having aseed layer 38 formed thereon is used, in performing copper (Cu) electroplating, with theseed layer 38 as the electrode, to fill the conductive material of copper (Cu) in the intaglio pattern. If thefirst carrier 42 is made of an insulating resin, etc., it is also possible to fill the intaglio pattern with conductive material by first performing electroless plating to form aseed layer 38 and then using this as the electrode to perform electroplating. Later, when the conductive material is filled in, thephotoresist 36 may be removed. - By way of the procedures described above, a
first carrier 42 may be manufactured that hasbump pads 23 and acircuit pattern 26 formed on its surface in relievo. -
FIG. 11 ,FIG. 12 ,FIG. 13 ,FIG. 14 andFIG. 15 represent a flow diagram illustrating a process of manufacturing a circuit board according to an embodiment of the invention. InFIG. 11 toFIG. 15 are illustratedsolder pads 20,metal film 22, acircuit layer 24,board pads 30, seed layers 38,circuit patterns 26, afirst carrier 42, aninsulator 16, asecond carrier 44, vias 28, and solder resist 34. - This embodiment illustrates a process of forming the
bump pads 23 andcircuit pattern 26 on one surface of theinsulator 16 and forming theboard pads 30 andcircuit pattern 26 on the other surface of theinsulator 16 with a single pressing. Of course, it is possible to transcribe thebump pads 23 and circuit pattern on one surface of theinsulator 16 and afterwards transcribe theboard pads 30 andcircuit pattern 26 on the other surface in order. - Moreover, it is also possible to transcribe the
bump pads 23 andcircuit pattern 26 on just one surface of theinsulator 16. In this case, a pressing carrier (not shown) may be placed at the other surface of theinsulator 16 to apply an equal amount of pressure. - First, as illustrated in
FIG. 11 andFIG. 12 , thefirst carrier 42 may be prepared which has thebump pads 23 andcircuit pattern 26 formed on one surface in relievo, according to a method described above. - Next, the
board pads 30 may be formed, by selectively forming photoresist on a surface of thesecond carrier 44 to form an intaglio pattern corresponding to aboard pad 30 forming region, filling the intaglio pattern with a conductive material including at least one of nickel (Ni), gold (Au), aluminum (Al), and copper (Cu), and removing the photoresist. When theboard pads 30 are formed, photoresist may be selectively formed on the surface of thesecond carrier 44 that is in correspondence with thecircuit pattern 26 to be formed on the other surface of theinsulator 16, the intaglio pattern may be filled in with conductive material, and then the photoresist may be removed, to prepare thesecond carrier 44 that has theboard pads 30 andcircuit pattern 26 formed on its surface in relievo. - Next, the surface of the
first carrier 42 on which thebump pads 23 andcircuit pattern 26 are formed, and the surface of thesecond carrier 44 on which theboard pads 30 andcircuit pattern 26 are formed, may be made to face either surface of theinsulator 16. After thefirst carrier 42,insulator 16, andsecond carrier 44 are pressed together, thefirst carrier 42 andsecond carrier 44 may be removed, to result in thebump pads 23,board pads 30, andcircuit patterns 26 buried and transcribed into theinsulator 16. - If a carrier is used on which a
seed layer 38 is formed, as illustrated inFIG. 13 , a leveling operation may be performed, such as by etching one or both surfaces of theinsulator 16 or by chemical mechanical polishing (CMP), to remove theseed layer 38 and level the circuit board. - The
insulator 16 may include at least one of thermoplastic resin and glass epoxy resin, and when thebump pads 23,board pads 30, andcircuit patterns 26 are being transcribed into theinsulator 16, theinsulator 16 may be in a softened state. That is, after softening theinsulator 16 by raising the temperature to the softening temperature of the thermoplastic and/or glass epoxy resin, burying in the softenedinsulator 16 thebump pads 23,board pads 30, andcircuit patterns 26 that are formed in relievo on the first andsecond carriers second carriers insulator 16 is cured, that has thebump pads 23,board pads 30, andcircuit patterns 26 in a buried form. - Here, it is also possible to use prepreg for the
insulator 16, in which thermosetting resin is impregnated in glass fibers to provide a semi-cured state. - Afterwards, as illustrated in
FIG. 14 andFIG. 15 , vias 28 may be formed for electrical interconnection between one and the other surfaces of the insulator, and solder resist 34 may be coated for protecting the board surface and preventing solder bridges, to manufacture a circuit board having buriedbump pads 23,board pads 30, andcircuit patterns 26. -
FIG. 16 is a flowchart illustrating a method of manufacturing a circuit board according to an embodiment of the invention. Referring toFIG. 16 , in operation S100, solder pads may be formed on a surface of a first carrier. The process of forming the solder pads on the surface of the first carrier may be by selectively forming photoresist on a surface of the first carrier to form an intaglio pattern corresponding with the solder pads, filling solder paste in the intaglio pattern, reflowing the solder paste, and then removing the photoresist. - The method of selectively forming photoresist on a surface of the first carrier to form an intaglio pattern may include first applying photosensitive material on a surface of the first carrier using existing equipment, fabricating a photomask in correspondence with the solder pad region within the multiple bump pads on which the solder bumps are to be mounted, and afterwards stacking the photomask on the surface of the first carrier coated with photosensitive material and then exposing to ultraviolet rays. After the exposure, when the non-cured portions of the photosensitive material are developed with developing liquid, an intaglio pattern may be formed that is in correspondence with the solder pad forming region on the surface of the first carrier. The cured photosensitive material that is not removed by the developing liquid may become the photoresist (S110).
- When the intaglio pattern is formed on the first carrier, solder paste may be filled in the intaglio pattern. For filling solder paste in the intaglio pattern, any method apparent to those skilled in the art may be used, such as filling in solder paste using a blade, and filling in solder paste ink using inkjet printing, etc. The solder paste filled in the intaglio pattern may be made of the same material as that of the solder bumps, and may include at least one of lead (Pb), gold (Au), and silver (Ag) (S120).
- When the solder paste is filled in, a reflow process may be performed for curing the solder paste. Here, the solder paste may have a round form at the upper surface, due to surface tension (S130). When the photoresist is removed after the reflow process (S140), the solder pads may be completed on the surface of the first carrier.
- In operation S200, a metal film is formed which covers the solder pads and extends to the region corresponding to the bump pads.
- The metal film may be formed by selectively forming photoresist on the first carrier, on which the solder pads are formed, to form an intaglio pattern that is in correspondence with the bump pad forming region, forming the metal film in the intaglio pattern, and then removing the photoresist.
- The metal film may be formed such that covers the solder pads, between the solder pad forming region and the bump pad forming region. To this end, an intaglio pattern may be formed, which is greater than the intaglio pattern for forming the solder pads, on the surface of the first carrier where the solder pads are formed.
- The photoresist may be formed on the surface of the first carrier to form an intaglio pattern corresponding to the bump pad forming region (S210). When the intaglio pattern is formed, the metal film may be formed for protecting the solder pads as well as for improving adhesion with the circuit pattern that is to be formed later. In this embodiment, gold (Au) plating was performed to form the metal film. To perform the gold (Au) plating, a process of forming a seed layer on the surface of the first carrier may be performed before forming the solder pads, and gold (Au) electroplating may be performed using this seed layer as an electrode.
- By forming the metal film after forming the intaglio pattern corresponding to the bump pad forming region, the metal film may be formed which covers the already formed solder pads and which exists between the solder pad forming region and the bump pad forming region (S220).
- Next, the photoresist used for forming the intaglio pattern corresponding to the bump pad forming region may be removed (S230).
- In operation S300, a circuit pattern and a circuit layer electrically connected with the metal film may be formed on the surface of the first carrier. The circuit layer and circuit pattern may be formed by selectively forming photoresist on the surface of the first carrier where the solder pads and metal film are formed to form an intaglio pattern corresponding to the circuit pattern and bump pad forming region, filling the intaglio pattern with conductive material, and then removing the photoresist.
- The circuit layer may be included in the circuit pattern. That is, the circuit layer may be a part of the circuit pattern formed at the lower portion of the bump pads, where the circuit pattern may enable electrical connection between the chip, circuit board, and an external circuit board. Thus, by selectively forming photoresist on the surface of the first carrier to form an intaglio pattern corresponding to the circuit pattern and bump pad forming region, the circuit layer and circuit pattern may be formed at the same time (S310).
- When the intaglio pattern corresponding to the circuit pattern and bump pad forming region is formed, a conductive material may be filled in the intaglio pattern. In this embodiment, copper (Cu) electroplating is performed using a first carrier having a seed layer formed thereon, with the seed layer as the electrode, to fill the conductive material of copper (Cu) in the intaglio pattern. If the first carrier is made of an insulating resin, etc., it is also possible to fill the intaglio pattern with conductive material by first performing electroless plating to form a seed layer and then using this as the electrode to perform electroplating (S320). Later, when the conductive material is filled in, the photoresist may be removed (S330). By way of the procedures described above, a first carrier may be manufactured that has bump pads and a circuit pattern formed on its surface in relievo.
- In operation S400, if the bump pads and circuit pattern are transcribed only on one surface of the insulator, the first carrier and the insulator are pressed such that one surface of the first carrier and the insulator face each other.
- The insulator may include at least one of thermoplastic resin and glass epoxy resin, and when the bump pads and circuit pattern are being transcribed into the insulator, the insulator may be in a softened state. That is, after softening the insulator by raising the temperature to the softening temperature of thermoplastic and/or glass epoxy resin, the bump pads and circuit pattern that are formed in relievo on the first carrier may be buried in the softened insulator. It is also possible, however, to use prepreg as the insulator, in which thermosetting resin is impregnated in glass fibers to provide a semi-cured state.
- In operation S500, when the first carrier is separated or removed from the insulator and the insulator is cured, the bump pads and circuit pattern are transcribed into the insulator in a buried form.
- In operation S600, one surface or both surfaces of the insulator are leveled. In the case that a carrier is used on which a seed layer is formed, the seed layer may be removed by etching one or both surfaces of the insulator or by chemical mechanical polishing (CMP), and the circuit board may be leveled overall by polishing portions on one or both surfaces of the insulator by CMP.
- Conversely, in the case of forming the bump pads and circuit pattern on one surface of the insulator and forming the board pads and circuit pattern on the other surface of the insulator with a single pressing, first, the first carrier may be prepared which has the bump pads and circuit pattern formed on one surface in relievo, according to a method described above.
- Next, the board pads may be formed, by selectively forming photoresist on a surface of a second carrier to form an intaglio pattern corresponding to a board pad forming region, filling the intaglio pattern with a conductive material including at least one of nickel (Ni), gold (Au), aluminum (Al), and copper (Cu), and removing the photoresist. When the board pads are formed, photoresist may be selectively formed on the surface of the second carrier that is in correspondence with the circuit pattern to be formed on the other surface of the insulator, the intaglio pattern may be filled in with conductive material, and then the photoresist may be removed, to prepare the second carrier that has the board pads and circuit pattern formed on its surface in relievo.
- Next, the surface of the first carrier on which the bump pads and circuit pattern are formed, and the surface of the second carrier on which the board pads and circuit pattern are formed, may be made to face either surface of the insulator. After the first carrier, insulator, and second carrier are pressed together, the first carrier and second carrier may be removed, whereby the bump pads, board pads, and circuit patterns may be buried and transcribed into the insulator. In the case that a carrier was used on which a seed layer is formed, a leveling operation may be performed, such as by etching one or both surfaces of the insulator or by chemical mechanical polishing (CMP), to remove the seed layer and level the circuit board.
- Afterwards, vias may be formed for electrical interconnection between one surface and the other surface of the insulator, and solder resist may be applied for protecting the board surface and preventing solder bridges, to manufacture a circuit board having buried bump pads, board pads, and circuit patterns.
- According to certain aspects of the invention as set forth above, the amount of solder for the contacting of a flip chip can be adjusted, and solder can be filled inside the board, so that after installing a chip, the overall thickness of the package can be reduced. Furthermore, by forming flat bump pads, the lead time for the coining operation may also be reduced.
- In addition, a circuit board can be manufactured that has circuits of high density. In a circuit board thus manufactured, the circuits can be formed inside the board, so that the adhesion between the circuits and the board can be increased, leading to less peeling of the circuits, and the overall thickness of the board can be reduced.
- Also, as the circuits can be formed inside the board, there can be greater evenness and easier heat release. Moreover, there is less likelihood of bending of the circuit board, and higher reliability with respect to ion migration between adjacent circuits.
- While the spirit of the invention has been described in detail with reference to particular embodiments, the embodiments are for illustrative purposes only and do not limit the invention. It is to be appreciated that those skilled in the art can change or modify the embodiments without departing from the scope and spirit of the invention.
Claims (6)
1. A circuit board comprising:
an insulator comprising a groove;
a circuit layer filling a portion of the groove;
a solder pad on the circuit layer filling the remainder of the groove; and
a circuit pattern electrically connected with the circuit layer, the circuit pattern buried in the insulator such that a portion of the circuit pattern is exposed at a surface of the insulator.
2. The circuit board of claim 1 , wherein the circuit pattern is buried in either surface of the insulator.
3. The circuit board of claim 1 , further comprising a metal film interposed between the circuit layer and the solder pad.
4. The circuit board of claim 3 , wherein the circuit layer is formed at a bottom of the groove and at a side wall of the groove in extension from the bottom,
and the metal film covers the circuit layer.
5. The circuit board of claim 1 , wherein the solder pad contains at least one of lead (Pb), gold (Au), and silver (Ag).
6. The circuit board of claim 3 , wherein the metal film contains at least one of gold (Au) and nickel (Ni).
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/067,883 US20110259627A1 (en) | 2006-10-30 | 2011-07-01 | Circuit board with buried circuit pattern |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2006-0105923 | 2006-10-30 | ||
KR1020060105923A KR100771467B1 (en) | 2006-10-30 | 2006-10-30 | Circuit board and method for manufacturing there of |
US11/976,070 US7992291B2 (en) | 2006-10-30 | 2007-10-19 | Method of manufacturing a circuit board |
US13/067,883 US20110259627A1 (en) | 2006-10-30 | 2011-07-01 | Circuit board with buried circuit pattern |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/976,070 Division US7992291B2 (en) | 2006-10-30 | 2007-10-19 | Method of manufacturing a circuit board |
Publications (1)
Publication Number | Publication Date |
---|---|
US20110259627A1 true US20110259627A1 (en) | 2011-10-27 |
Family
ID=38816306
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/976,070 Active 2030-05-17 US7992291B2 (en) | 2006-10-30 | 2007-10-19 | Method of manufacturing a circuit board |
US13/067,883 Abandoned US20110259627A1 (en) | 2006-10-30 | 2011-07-01 | Circuit board with buried circuit pattern |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/976,070 Active 2030-05-17 US7992291B2 (en) | 2006-10-30 | 2007-10-19 | Method of manufacturing a circuit board |
Country Status (4)
Country | Link |
---|---|
US (2) | US7992291B2 (en) |
JP (1) | JP4418833B2 (en) |
KR (1) | KR100771467B1 (en) |
CN (1) | CN100588310C (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110232951A1 (en) * | 2010-03-26 | 2011-09-29 | Ngk Spark Plug Co., Ltd. | Multilayer wiring substrate |
CN105636349A (en) * | 2015-12-29 | 2016-06-01 | 广东欧珀移动通信有限公司 | Circuit board connection structure and mobile terminal |
CN109326569A (en) * | 2017-07-31 | 2019-02-12 | 群创光电股份有限公司 | Potted element and preparation method thereof |
Families Citing this family (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090170241A1 (en) * | 2007-12-26 | 2009-07-02 | Stats Chippac, Ltd. | Semiconductor Device and Method of Forming the Device Using Sacrificial Carrier |
KR101006619B1 (en) * | 2008-10-20 | 2011-01-07 | 삼성전기주식회사 | A printed circuit board comprising a round solder bump and a method of manufacturing the same |
KR101009110B1 (en) * | 2008-11-12 | 2011-01-18 | 삼성전기주식회사 | A printed circuit board having buried solder bump and a manufacturing method of the same |
KR101022912B1 (en) * | 2008-11-28 | 2011-03-17 | 삼성전기주식회사 | A printed circuit board comprising a metal bump and a method of manufacturing the same |
KR20110047795A (en) | 2009-10-30 | 2011-05-09 | 삼성전기주식회사 | Method of manufacturing printed circuit board having bump |
KR101047139B1 (en) * | 2009-11-11 | 2011-07-07 | 삼성전기주식회사 | Single Layer Board-on-Chip Package Substrate and Manufacturing Method Thereof |
US9793199B2 (en) * | 2009-12-18 | 2017-10-17 | Ati Technologies Ulc | Circuit board with via trace connection and method of making the same |
US8850196B2 (en) * | 2010-03-29 | 2014-09-30 | Motorola Solutions, Inc. | Methods for authentication using near-field |
KR101080497B1 (en) | 2010-10-07 | 2011-11-04 | 주식회사 코리아써키트 | Method for manufacturing chip embedded pcb |
US20120152606A1 (en) * | 2010-12-16 | 2012-06-21 | Ibiden Co., Ltd. | Printed wiring board |
JP5587804B2 (en) * | 2011-01-21 | 2014-09-10 | 日本特殊陶業株式会社 | Manufacturing method of wiring board for mounting electronic component, wiring board for mounting electronic component, and manufacturing method of wiring board with electronic component |
CN102802362A (en) * | 2011-05-25 | 2012-11-28 | 何忠亮 | Production process of composite circuit board and novel composite circuit board |
US8975175B1 (en) * | 2013-06-28 | 2015-03-10 | Sunpower Corporation | Solderable contact regions |
TWI578472B (en) * | 2014-11-27 | 2017-04-11 | 矽品精密工業股份有限公司 | Package substrate, semiconductor package and method of manufacture |
KR20210012557A (en) * | 2019-07-25 | 2021-02-03 | 삼성전자주식회사 | Semiconductor package and semiconductor module including the same |
Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6497943B1 (en) * | 2000-02-14 | 2002-12-24 | International Business Machines Corporation | Surface metal balancing to reduce chip carrier flexing |
US6555208B2 (en) * | 1997-01-10 | 2003-04-29 | Ibiden Co., Ltd. | Printed wiring board and method of manufacturing the same |
US20040112633A1 (en) * | 2002-09-05 | 2004-06-17 | Mitsuyoshi Endo | Electronic device module |
US6797367B2 (en) * | 2002-02-05 | 2004-09-28 | Sony Corporation | Multilayer wiring board, semiconductor device mounting board using same, and method of manufacturing multilayer wiring board |
US20050037601A1 (en) * | 2003-08-13 | 2005-02-17 | Shih-Ping Hsu | Semiconductor package substrate having contact pad protective layer formed thereon and method for fabricating the same |
US20060191715A1 (en) * | 2005-01-26 | 2006-08-31 | Matsushita Electric Industrial Co., Ltd. | Multilayer circuit board and manufacturing method thereof |
US7397000B2 (en) * | 2004-05-12 | 2008-07-08 | Nec Corporation | Wiring board and semiconductor package using the same |
US20080314633A1 (en) * | 2007-06-20 | 2008-12-25 | Samsung Electro-Mechanics Co., Ltd. | Printed circuit board |
US7523551B2 (en) * | 2004-09-21 | 2009-04-28 | Advanced Semiconductor Engineering, Inc. | Manufacturing method of a multi-layer circuit board embedded with a passive component |
US20090314525A1 (en) * | 2005-06-01 | 2009-12-24 | Mitsui Mining & Smelting Co., Ltd. | Mold for Wiring Substrate Formation and Process for Producing the Same, Wiring Substrate and Process for Producing the Same, Process for Producing Multilayered Laminated Wiring Substrate and Method for Viahole Formation |
US7750250B1 (en) * | 2006-12-22 | 2010-07-06 | Amkor Technology, Inc. | Blind via capture pad structure |
US7761980B2 (en) * | 2005-05-30 | 2010-07-27 | Fujifilm Corporation | Method of manufacturing a wiring substrate for ejection head |
US7795542B2 (en) * | 1999-10-26 | 2010-09-14 | Ibiden Co., Ltd. | Multi-layer printed circuit board and method of manufacturing multi-layer printed circuit board |
US7916492B1 (en) * | 1999-08-12 | 2011-03-29 | Ibiden Co., Ltd. | Multilayered printed circuit board |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4855872A (en) * | 1987-08-13 | 1989-08-08 | General Electric Company | Leadless ceramic chip carrier printed wiring board adapter |
GB2209867B (en) * | 1987-09-16 | 1990-12-19 | Advanced Semiconductor Package | Method of forming an integrated circuit chip carrier |
JPH0837190A (en) * | 1994-07-22 | 1996-02-06 | Nec Corp | Semiconductor device |
JP3138159B2 (en) * | 1994-11-22 | 2001-02-26 | シャープ株式会社 | Semiconductor device, semiconductor device package, and semiconductor device replacement method |
US5873161A (en) * | 1996-07-23 | 1999-02-23 | Minnesota Mining And Manufacturing Company | Method of making a Z axis interconnect circuit |
JP2825083B2 (en) * | 1996-08-20 | 1998-11-18 | 日本電気株式会社 | Semiconductor element mounting structure |
JP3241605B2 (en) | 1996-09-06 | 2001-12-25 | 松下電器産業株式会社 | Wiring board manufacturing method and wiring board |
JPH10154766A (en) | 1996-11-26 | 1998-06-09 | Matsushita Electric Works Ltd | Manufacture of semiconductor package and semiconductor package |
JPH10294339A (en) | 1997-04-17 | 1998-11-04 | Toyo Commun Equip Co Ltd | Printed-circuit board for mounting bga-type mounted part |
JP3132493B2 (en) * | 1998-12-11 | 2001-02-05 | 松下電器産業株式会社 | Wiring board manufacturing method and conductor paste used therefor |
JP2002185143A (en) * | 2000-12-19 | 2002-06-28 | Ibiden Co Ltd | Printed wiring board and its manufacturing method |
JP2003243563A (en) * | 2001-12-13 | 2003-08-29 | Matsushita Electric Ind Co Ltd | Metal wiring board, semiconductor device and its manufacturing method |
JP4161605B2 (en) * | 2002-04-03 | 2008-10-08 | 松下電器産業株式会社 | Printed wiring board and manufacturing method thereof |
KR100515058B1 (en) * | 2003-03-31 | 2005-09-14 | 삼성전자주식회사 | Methods of forming semiconductor device having metal patterns |
-
2006
- 2006-10-30 KR KR1020060105923A patent/KR100771467B1/en active IP Right Grant
-
2007
- 2007-10-19 CN CN200710163342A patent/CN100588310C/en active Active
- 2007-10-19 US US11/976,070 patent/US7992291B2/en active Active
- 2007-10-22 JP JP2007274364A patent/JP4418833B2/en not_active Expired - Fee Related
-
2011
- 2011-07-01 US US13/067,883 patent/US20110259627A1/en not_active Abandoned
Patent Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6555208B2 (en) * | 1997-01-10 | 2003-04-29 | Ibiden Co., Ltd. | Printed wiring board and method of manufacturing the same |
US7916492B1 (en) * | 1999-08-12 | 2011-03-29 | Ibiden Co., Ltd. | Multilayered printed circuit board |
US7795542B2 (en) * | 1999-10-26 | 2010-09-14 | Ibiden Co., Ltd. | Multi-layer printed circuit board and method of manufacturing multi-layer printed circuit board |
US6497943B1 (en) * | 2000-02-14 | 2002-12-24 | International Business Machines Corporation | Surface metal balancing to reduce chip carrier flexing |
US6797367B2 (en) * | 2002-02-05 | 2004-09-28 | Sony Corporation | Multilayer wiring board, semiconductor device mounting board using same, and method of manufacturing multilayer wiring board |
US20040112633A1 (en) * | 2002-09-05 | 2004-06-17 | Mitsuyoshi Endo | Electronic device module |
US20050037601A1 (en) * | 2003-08-13 | 2005-02-17 | Shih-Ping Hsu | Semiconductor package substrate having contact pad protective layer formed thereon and method for fabricating the same |
US7397000B2 (en) * | 2004-05-12 | 2008-07-08 | Nec Corporation | Wiring board and semiconductor package using the same |
US7523551B2 (en) * | 2004-09-21 | 2009-04-28 | Advanced Semiconductor Engineering, Inc. | Manufacturing method of a multi-layer circuit board embedded with a passive component |
US20060191715A1 (en) * | 2005-01-26 | 2006-08-31 | Matsushita Electric Industrial Co., Ltd. | Multilayer circuit board and manufacturing method thereof |
US7761980B2 (en) * | 2005-05-30 | 2010-07-27 | Fujifilm Corporation | Method of manufacturing a wiring substrate for ejection head |
US20090314525A1 (en) * | 2005-06-01 | 2009-12-24 | Mitsui Mining & Smelting Co., Ltd. | Mold for Wiring Substrate Formation and Process for Producing the Same, Wiring Substrate and Process for Producing the Same, Process for Producing Multilayered Laminated Wiring Substrate and Method for Viahole Formation |
US7750250B1 (en) * | 2006-12-22 | 2010-07-06 | Amkor Technology, Inc. | Blind via capture pad structure |
US20080314633A1 (en) * | 2007-06-20 | 2008-12-25 | Samsung Electro-Mechanics Co., Ltd. | Printed circuit board |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110232951A1 (en) * | 2010-03-26 | 2011-09-29 | Ngk Spark Plug Co., Ltd. | Multilayer wiring substrate |
US8658905B2 (en) | 2010-03-26 | 2014-02-25 | Ngk Spark Plug Co., Ltd. | Multilayer wiring substrate |
CN105636349A (en) * | 2015-12-29 | 2016-06-01 | 广东欧珀移动通信有限公司 | Circuit board connection structure and mobile terminal |
CN109326569A (en) * | 2017-07-31 | 2019-02-12 | 群创光电股份有限公司 | Potted element and preparation method thereof |
Also Published As
Publication number | Publication date |
---|---|
US20080101045A1 (en) | 2008-05-01 |
CN101175371A (en) | 2008-05-07 |
JP2008112995A (en) | 2008-05-15 |
JP4418833B2 (en) | 2010-02-24 |
CN100588310C (en) | 2010-02-03 |
US7992291B2 (en) | 2011-08-09 |
KR100771467B1 (en) | 2007-10-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7992291B2 (en) | Method of manufacturing a circuit board | |
KR100792352B1 (en) | Bottom substrate of pop and manufacturing method thereof | |
US5744758A (en) | Multilayer circuit board and process of production thereof | |
US8929091B2 (en) | Method of manufacturing a printed circuit board (PCB) | |
JP2592038B2 (en) | Semiconductor chip mounting method and substrate structure | |
US20080102410A1 (en) | Method of manufacturing printed circuit board | |
US8011086B2 (en) | Method of manufacturing a component-embedded printed circuit board | |
US20100139962A1 (en) | Wiring board and method of manufacturing the same | |
US20110303636A1 (en) | Method of manufacturing mounting substrate | |
US12040287B2 (en) | Semiconductor device package and method for manufacturing the same | |
KR101022912B1 (en) | A printed circuit board comprising a metal bump and a method of manufacturing the same | |
US9935053B2 (en) | Electronic component integrated substrate | |
KR100449307B1 (en) | Semiconductor device and method for manufacturing the same | |
US20100044084A1 (en) | Printed circuit board and method of manufacturing the same | |
JPWO2006100909A1 (en) | Semiconductor device and manufacturing method thereof | |
US8143099B2 (en) | Method of manufacturing semiconductor package by etching a metal layer to form a rearrangement wiring layer | |
JP2004247668A (en) | Lamination forming mid wiring member, wiring board, and their manufacturing method | |
CN107104091A (en) | A kind of half embedment circuit substrate structure and its manufacture method | |
KR100923501B1 (en) | Manufacturing method of package board | |
US10777495B2 (en) | Printed circuit board and semiconductor package including the same | |
KR20120022363A (en) | Semiconductor package substrate and manufacturing method of the same | |
US11729914B2 (en) | Wiring board | |
KR100789533B1 (en) | Printed circuit board for semi-conductor package and method of manufacturing the same | |
TW200427019A (en) | Flip chip BGA | |
KR19990076389A (en) | Vijay package and manufacturing method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |