US20110232677A1 - Method for cleaning low-k dielectrics - Google Patents
Method for cleaning low-k dielectrics Download PDFInfo
- Publication number
- US20110232677A1 US20110232677A1 US13/072,663 US201113072663A US2011232677A1 US 20110232677 A1 US20110232677 A1 US 20110232677A1 US 201113072663 A US201113072663 A US 201113072663A US 2011232677 A1 US2011232677 A1 US 2011232677A1
- Authority
- US
- United States
- Prior art keywords
- radiation
- substrate
- dielectric film
- approximately
- process module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000034 method Methods 0.000 title claims abstract description 327
- 238000004140 cleaning Methods 0.000 title claims abstract description 50
- 239000003989 dielectric material Substances 0.000 title description 13
- 230000005855 radiation Effects 0.000 claims abstract description 227
- 239000000758 substrate Substances 0.000 claims abstract description 221
- 239000000463 material Substances 0.000 claims abstract description 67
- 230000001678 irradiating effect Effects 0.000 claims abstract description 15
- 230000008569 process Effects 0.000 claims description 275
- 238000010521 absorption reaction Methods 0.000 claims description 8
- 238000002347 injection Methods 0.000 claims description 6
- 239000007924 injection Substances 0.000 claims description 6
- 230000003595 spectral effect Effects 0.000 claims description 5
- 239000006117 anti-reflective coating Substances 0.000 claims description 4
- 238000005530 etching Methods 0.000 claims description 4
- 229910052786 argon Inorganic materials 0.000 claims description 2
- 229910052734 helium Inorganic materials 0.000 claims description 2
- 229910052743 krypton Inorganic materials 0.000 claims description 2
- 229910052754 neon Inorganic materials 0.000 claims description 2
- 238000009281 ultraviolet germicidal irradiation Methods 0.000 claims description 2
- 239000010408 film Substances 0.000 description 187
- 238000001723 curing Methods 0.000 description 73
- 239000010410 layer Substances 0.000 description 46
- 239000007789 gas Substances 0.000 description 39
- 238000010438 heat treatment Methods 0.000 description 39
- 238000012546 transfer Methods 0.000 description 34
- 238000004132 cross linking Methods 0.000 description 30
- 238000012545 processing Methods 0.000 description 18
- 238000004519 manufacturing process Methods 0.000 description 17
- 238000011282 treatment Methods 0.000 description 16
- 239000000356 contaminant Substances 0.000 description 15
- 238000001035 drying Methods 0.000 description 15
- 238000004380 ashing Methods 0.000 description 13
- 239000011248 coating agent Substances 0.000 description 13
- 238000000576 coating method Methods 0.000 description 13
- 239000003999 initiator Substances 0.000 description 13
- 238000002955 isolation Methods 0.000 description 13
- 238000000059 patterning Methods 0.000 description 12
- 238000000151 deposition Methods 0.000 description 11
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 10
- 239000002156 adsorbate Substances 0.000 description 9
- 229910003481 amorphous carbon Inorganic materials 0.000 description 9
- 238000005229 chemical vapour deposition Methods 0.000 description 8
- 239000012634 fragment Substances 0.000 description 8
- 239000004065 semiconductor Substances 0.000 description 8
- 238000000354 decomposition reaction Methods 0.000 description 7
- 230000008021 deposition Effects 0.000 description 7
- 230000009467 reduction Effects 0.000 description 7
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 6
- 230000003028 elevating effect Effects 0.000 description 6
- 230000003287 optical effect Effects 0.000 description 6
- 229920000642 polymer Polymers 0.000 description 6
- 238000010926 purge Methods 0.000 description 6
- 238000006884 silylation reaction Methods 0.000 description 6
- 238000001029 thermal curing Methods 0.000 description 6
- 239000004215 Carbon black (E152) Substances 0.000 description 5
- 229910052799 carbon Inorganic materials 0.000 description 5
- 238000010494 dissociation reaction Methods 0.000 description 5
- 230000005593 dissociations Effects 0.000 description 5
- NBVXSUQYWXRMNV-UHFFFAOYSA-N fluoromethane Chemical compound FC NBVXSUQYWXRMNV-UHFFFAOYSA-N 0.000 description 5
- 229930195733 hydrocarbon Natural products 0.000 description 5
- 150000002430 hydrocarbons Chemical class 0.000 description 5
- 239000002904 solvent Substances 0.000 description 5
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 4
- 238000006664 bond formation reaction Methods 0.000 description 4
- 238000010894 electron beam technology Methods 0.000 description 4
- 230000007246 mechanism Effects 0.000 description 4
- 230000004048 modification Effects 0.000 description 4
- 238000012986 modification Methods 0.000 description 4
- ORQBXQOJMQIAOY-UHFFFAOYSA-N nobelium Chemical compound [No] ORQBXQOJMQIAOY-UHFFFAOYSA-N 0.000 description 4
- 239000003361 porogen Substances 0.000 description 4
- 239000011148 porous material Substances 0.000 description 4
- 230000008521 reorganization Effects 0.000 description 4
- 230000000284 resting effect Effects 0.000 description 4
- 239000000377 silicon dioxide Substances 0.000 description 4
- 238000007669 thermal treatment Methods 0.000 description 4
- 238000007740 vapor deposition Methods 0.000 description 4
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 4
- 230000008901 benefit Effects 0.000 description 3
- 238000003795 desorption Methods 0.000 description 3
- 230000009977 dual effect Effects 0.000 description 3
- 229910052736 halogen Inorganic materials 0.000 description 3
- 150000002367 halogens Chemical class 0.000 description 3
- 239000003112 inhibitor Substances 0.000 description 3
- 238000009413 insulation Methods 0.000 description 3
- 230000010354 integration Effects 0.000 description 3
- 150000002500 ions Chemical class 0.000 description 3
- -1 photo-resist Substances 0.000 description 3
- 238000005086 pumping Methods 0.000 description 3
- 150000003254 radicals Chemical class 0.000 description 3
- 235000012239 silicon dioxide Nutrition 0.000 description 3
- 239000000126 substance Substances 0.000 description 3
- 238000005033 Fourier transform infrared spectroscopy Methods 0.000 description 2
- 238000002835 absorbance Methods 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 2
- 238000006731 degradation reaction Methods 0.000 description 2
- 238000009792 diffusion process Methods 0.000 description 2
- KPUWHANPEXNPJT-UHFFFAOYSA-N disiloxane Chemical class [SiH3]O[SiH3] KPUWHANPEXNPJT-UHFFFAOYSA-N 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 229920000578 graft copolymer Polymers 0.000 description 2
- 230000006872 improvement Effects 0.000 description 2
- 238000002329 infrared spectrum Methods 0.000 description 2
- 239000011810 insulating material Substances 0.000 description 2
- 239000011159 matrix material Substances 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 229910052757 nitrogen Inorganic materials 0.000 description 2
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 2
- 239000002243 precursor Substances 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- 239000000243 solution Substances 0.000 description 2
- 238000001228 spectrum Methods 0.000 description 2
- 238000005728 strengthening Methods 0.000 description 2
- 239000010409 thin film Substances 0.000 description 2
- 238000002211 ultraviolet spectrum Methods 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- YZCKVEUIGOORGS-OUBTZVSYSA-N Deuterium Chemical compound [2H] YZCKVEUIGOORGS-OUBTZVSYSA-N 0.000 description 1
- 238000003848 UV Light-Curing Methods 0.000 description 1
- 238000009825 accumulation Methods 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 230000003321 amplification Effects 0.000 description 1
- 238000000429 assembly Methods 0.000 description 1
- 230000000712 assembly Effects 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 238000010504 bond cleavage reaction Methods 0.000 description 1
- 239000006227 byproduct Substances 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- IJOOHPMOJXWVHK-UHFFFAOYSA-N chlorotrimethylsilane Chemical compound C[Si](C)(C)Cl IJOOHPMOJXWVHK-UHFFFAOYSA-N 0.000 description 1
- 229910052681 coesite Inorganic materials 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 229910052906 cristobalite Inorganic materials 0.000 description 1
- 230000007812 deficiency Effects 0.000 description 1
- 230000000593 degrading effect Effects 0.000 description 1
- 238000000280 densification Methods 0.000 description 1
- 229910052805 deuterium Inorganic materials 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000010891 electric arc Methods 0.000 description 1
- 238000000295 emission spectrum Methods 0.000 description 1
- 238000001914 filtration Methods 0.000 description 1
- 230000035876 healing Effects 0.000 description 1
- FFUAGWLWBBFQJT-UHFFFAOYSA-N hexamethyldisilazane Chemical compound C[Si](C)(C)N[Si](C)(C)C FFUAGWLWBBFQJT-UHFFFAOYSA-N 0.000 description 1
- 239000011261 inert gas Substances 0.000 description 1
- 230000000977 initiatory effect Effects 0.000 description 1
- 238000004949 mass spectrometry Methods 0.000 description 1
- 125000002496 methyl group Chemical group [H]C([H])([H])* 0.000 description 1
- 230000007935 neutral effect Effects 0.000 description 1
- 229910052756 noble gas Inorganic materials 0.000 description 1
- 238000003199 nucleic acid amplification method Methods 0.000 description 1
- 239000011368 organic material Substances 0.000 description 1
- 238000013021 overheating Methods 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 239000002245 particle Substances 0.000 description 1
- 238000002360 preparation method Methods 0.000 description 1
- 125000006239 protecting group Chemical group 0.000 description 1
- 238000010526 radical polymerization reaction Methods 0.000 description 1
- 229910052594 sapphire Inorganic materials 0.000 description 1
- 239000010980 sapphire Substances 0.000 description 1
- 230000007017 scission Effects 0.000 description 1
- 238000007789 sealing Methods 0.000 description 1
- 229910000077 silane Inorganic materials 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- 125000003808 silyl group Chemical group [H][Si]([H])([H])[*] 0.000 description 1
- 238000004528 spin coating Methods 0.000 description 1
- 229910052682 stishovite Inorganic materials 0.000 description 1
- 239000002344 surface layer Substances 0.000 description 1
- 230000003746 surface roughness Effects 0.000 description 1
- 229910052905 tridymite Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67017—Apparatus for fluid treatment
- H01L21/67028—Apparatus for fluid treatment for cleaning followed by drying, rinsing, stripping, blasting or the like
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B08—CLEANING
- B08B—CLEANING IN GENERAL; PREVENTION OF FOULING IN GENERAL
- B08B7/00—Cleaning by methods not provided for in a single other subclass or a single group in this subclass
- B08B7/0035—Cleaning by methods not provided for in a single other subclass or a single group in this subclass by radiant energy, e.g. UV, laser, light beam or the like
- B08B7/0042—Cleaning by methods not provided for in a single other subclass or a single group in this subclass by radiant energy, e.g. UV, laser, light beam or the like by laser
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B08—CLEANING
- B08B—CLEANING IN GENERAL; PREVENTION OF FOULING IN GENERAL
- B08B7/00—Cleaning by methods not provided for in a single other subclass or a single group in this subclass
- B08B7/0035—Cleaning by methods not provided for in a single other subclass or a single group in this subclass by radiant energy, e.g. UV, laser, light beam or the like
- B08B7/005—Cleaning by methods not provided for in a single other subclass or a single group in this subclass by radiant energy, e.g. UV, laser, light beam or the like by infrared radiation
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B08—CLEANING
- B08B—CLEANING IN GENERAL; PREVENTION OF FOULING IN GENERAL
- B08B7/00—Cleaning by methods not provided for in a single other subclass or a single group in this subclass
- B08B7/0035—Cleaning by methods not provided for in a single other subclass or a single group in this subclass by radiant energy, e.g. UV, laser, light beam or the like
- B08B7/0057—Cleaning by methods not provided for in a single other subclass or a single group in this subclass by radiant energy, e.g. UV, laser, light beam or the like by ultraviolet radiation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67098—Apparatus for thermal treatment
- H01L21/67115—Apparatus for thermal treatment mainly by radiation
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S430/00—Radiation imagery chemistry: process, composition, or product thereof
- Y10S430/145—Infrared
Definitions
- the invention relates to a method for cleaning a low dielectric constant (low-k) dielectric film.
- interconnect delay is a major limiting factor in the drive to improve the speed and performance of integrated circuits (IC).
- One way to minimize interconnect delay is to reduce interconnect capacitance by using low dielectric constant (low-k) materials as the insulating dielectric for metal wires in the IC devices.
- low-k materials have been developed to replace relatively high dielectric constant insulating materials, such as silicon dioxide.
- low-k films are being utilized for inter-level and intra-level dielectric layers between metal wires in semiconductor devices.
- material films are formed with pores, i.e., porous low-k dielectric films.
- Such low-k films can be deposited by a spin-on dielectric (SOD) method similar to the application of photo-resist, or by chemical vapor deposition (CVD).
- SOD spin-on dielectric
- CVD chemical vapor deposition
- Low-k materials are less robust than more traditional silicon dioxide, and the mechanical strength deteriorates further with the introduction of porosity.
- the porous low-k films can easily be damaged during plasma processing, thereby making desirable a mechanical strengthening process. It has been understood that enhancement of the material strength of porous low-k dielectrics is essential for their successful integration. Aimed at mechanical strengthening, alternative curing techniques are being explored to make porous low-k films more robust and suitable for integration.
- the curing of a polymer includes a process whereby a thin film deposited, for example, using spin-on or vapor deposition (such as chemical vapor deposition CVD) techniques, is treated in order to cause cross-linking within the film.
- free radical polymerization is understood to be the primary route for cross-linking.
- mechanical properties such as for example the Young's modulus, the film hardness, the fracture toughness and the interfacial adhesion, are improved, thereby improving the fabrication robustness of the low-k film.
- the objectives of post-deposition treatments may vary from film to film, including for example the removal of moisture, the removal of solvents, the burn-out of porogens used to form the pores in the porous dielectric film, the improvement of the mechanical properties for such films, and so on.
- Low dielectric constant (low k) materials are conventionally thermally cured at a temperature in the range of 300 degrees C. to 400 degrees C. for CVD films. In some instances, furnace curing has been sufficient in producing strong, dense low-k films with a dielectric constant greater than approximately 2.5. However, when processing porous dielectric films (such as ultra low-k films) with a high level of porosity, the degree of cross-linking achievable with thermal treatment (or thermal curing) is no longer sufficient to produce films of adequate strength for a robust interconnect structure.
- the invention relates to a method for treating a dielectric film on a substrate and, in particular, a method for cleaning a low-k dielectric film.
- a method of cleaning a dielectric film on a substrate includes irradiating a region on a substrate containing one or more layers or structures with infrared (IR) radiation and optionally ultraviolet (UV) radiation to remove material or undesired residues from the one or more layers or structures.
- the method may optionally include exposing at least a portion of the region to a gas or vapor jet emanating from a gas nozzle along a jet axis in a direction towards the substrate.
- a process module for treating a substrate includes a process chamber, and a substrate holder coupled to the process chamber and configured to support a substrate. Further, the process module includes a radiation source coupled to the process chamber and configured to expose the substrate to electromagnetic (EM) radiation, wherein the radiation source comprises an infrared (IR) source arranged to produce a beam of IR radiation yielding a beam spot on the substrate. Further yet, the process module includes a gas injection system having a gas nozzle coupled to the process chamber and configured to produce a gas or vapor jet emanating from the gas nozzle along a jet axis in a direction towards the substrate and intersecting with the beam spot.
- EM electromagnetic
- IR infrared
- FIG. 1 illustrates a method of integrating a dielectric film on a substrate according to an embodiment
- FIG. 2 illustrates a method of integrating a dielectric film on a substrate according to another embodiment
- FIG. 3 illustrates a method of cleaning a substrate according to an embodiment
- FIGS. 4A and 4B provide a schematic illustration of a method and system for cleaning a substrate according to additional embodiments
- FIGS. 5A through 5D illustrate a method of cleaning a substrate according to yet additional embodiments
- FIG. 6 illustrates a side view schematic representation of an exemplary transfer system for a treatment system according to an embodiment
- FIG. 7 illustrates a top view schematic representation of the transfer system depicted in FIG. 6 ;
- FIG. 8 illustrates a side view schematic representation of another exemplary transfer system for a treatment system according to another embodiment
- FIG. 9 illustrates a top view schematic representation of yet another exemplary transfer system for a treatment system according to another embodiment
- FIG. 10 is a schematic cross-sectional view of a process module according to another embodiment.
- FIG. 11 is a schematic cross-sectional view of a process module according to another embodiment.
- FIG. 12 is a schematic cross-sectional view of a process module according to another embodiment.
- FIG. 13 is a schematic cross-sectional view of a process module according to another embodiment.
- substrate as used herein generically refers to the object being processed in accordance with the invention.
- the substrate may include any material portion or structure of a device, particularly a semiconductor or other electronics device, and may, for example, be a base substrate structure, such as a semiconductor wafer or a layer on or overlying a base substrate structure such as a thin film.
- substrate is not intended to be limited to any particular base structure, underlying layer or overlying layer, patterned or unpatterned, but rather, is contemplated to include any such layer or base structure, and any combination of layers and/or base structures.
- the description below may reference particular types of substrates, but this is for illustrative purposes only and not limitation.
- alternative methods for treating a substrate and in particular, treating a substrate having a low-k dielectric film, address some of the deficiencies of conventional curing methods, such as thermal curing, as well as conventional cleaning methods, such as plasma ashing and wet cleaning.
- conventional curing methods such as thermal curing
- conventional cleaning methods such as plasma ashing and wet cleaning.
- alternative methods for curing and cleaning such films are more efficient in energy transfer, as compared to their conventional counterpart, and the higher energy levels found in the form of energetic particles, such as accelerated electrons, ions, or neutrals, or in the form of energetic photons, can easily excite electrons in a low-k dielectric film, thus efficiently breaking chemical bonds and dissociating side groups.
- These alternative methods may facilitate the generation of cross-linking initiators (free radicals) and can improve the energy transfer required in actual cross-linking. As a result, the degree of cross-linking can be increased at a reduced thermal budget.
- EB electron beam
- UV ultraviolet
- IR infrared
- MW microwave
- EB, UV, IR and MW curing all have their own benefits, these techniques also have limitations.
- High energy curing sources such as EB and UV can provide high energy levels to generate more than enough cross-linking initiators (free radicals) for cross-linking, which leads to much improved mechanical properties under complementary substrate heating.
- electrons and UV photons can cause indiscriminate dissociation of chemical bonds, which may adversely degrade the desired physical and electrical properties of the film, such as loss of hydrophobicity, increased residual film stress, collapse of pore structure, film densification and increased dielectric constant.
- low energy curing sources such as MW curing, can provide significant improvements mostly in the heat transfer efficiency, but in the meantime have side effects, such as for example arcing or transistor damage.
- FIG. 1 provides a flow chart 1 illustrating a method for integrating a dielectric film on a substrate according to an embodiment. Furthermore, a pictorial view 20 of a method of integrating a dielectric film on a substrate is illustrated in FIG. 2 .
- the method illustrated in flow chart 1 begins in step 11 (pictorial view 21 ) with preparing a dielectric film 32 on a substrate 30 , wherein the dielectric film 32 is a low-k dielectric film having a dielectric constant less than or equal to a value of 4.
- Substrate 30 may be a semiconductor, a metallic conductor, or any other substrate to which the dielectric film 32 is to be formed upon.
- Dielectric film 32 may have a dielectric constant value (before drying and/or curing, or after drying and/or curing, or both) less than the dielectric constant of SiO 2 , which is about 4 (e.g., the dielectric constant for thermal silicon dioxide can range from about 3.8 to 3.9).
- the dielectric film 32 may have a dielectric constant (before drying and/or curing, or after drying and/or curing, or both) of less than about 3.0, a dielectric constant of less than about 2.5, a dielectric constant of less than about 2.2, or a dielectric constant of less than about 1.7.
- the dielectric film 32 may be described as a low dielectric constant (low-k) film or an ultra-low-k film.
- the dielectric film 32 may include at least one of an organic, inorganic, and inorganic-organic hybrid material. Additionally, the dielectric film 32 may be porous or non-porous.
- the dielectric film 32 may, for instance, include a single phase or dual phase porous low-k film that includes a structure-forming material and a pore-generating material.
- the structure-forming material may include an atom, a molecule, or fragment of a molecule that is derived from a structure-forming precursor.
- the pore-generating material may include an atom, a molecule, or fragment of a molecule that is derived from a pore-generating precursor (e.g., porogen).
- the single phase or dual phase porous low-k film may have a higher dielectric constant prior to removal of the pore-generating material than following the removal of the pore-generating material.
- the forming of a single phase porous low-k film may include depositing a structure-forming molecule having a pore-generating molecular side group weakly bonded to the structure-forming molecule on a surface of a substrate.
- a single-phase material may include a silicon oxide-based matrix having terminal organic side groups that inhibit cross-linking during a curing process to create small voids (or pores).
- the forming of a dual phase porous low-k film may include co-polymerizing a structure-forming molecule and a pore-generating molecule on a surface of a substrate.
- a dual-phase material may include a silicon oxide-based matrix having inclusions of organic material (e.g., a porogen) that is decomposed and evaporated during a curing process.
- the dielectric film 32 may have moisture, water, solvent, and/or other contaminants which cause the dielectric constant to be higher prior to drying and/or curing than following drying and/or curing.
- the dielectric film 32 may be formed using chemical vapor deposition (CVD) techniques, or spin-on dielectric (SOD) techniques such as those offered in the Clean Track ACT 8 SOD and ACT 12 SOD coating systems commercially available from Tokyo Electron Limited (TEL).
- the Clean Track ACT 8 (200 mm) and ACT 12 (300 mm) coating systems provide coat, bake, and cure tools for SOD materials.
- the track system can be configured for processing substrate sizes of 100 mm, 200 mm, 300 mm, and greater.
- Other systems and methods for forming a film on a substrate as known to those skilled in the art of both spin-on dielectric technology and CVD dielectric technology are suitable for the invention.
- a preliminary curing process is performed on dielectric film 32 to at least partially cure dielectric film 32 to produce soft-cured dielectric film 32 A.
- the preliminary curing process may precede any patterning of the dielectric film 32 , and may include a thermal curing process, an infrared (IR) curing process, or an ultraviolet (UV) curing process, or any combination of two or more thereof. Additionally, the preliminary curing process may be performed at a first substrate temperature. As an example, the preliminary curing process may cause preliminary cross-linking to assist in relieving stress in the dielectric film 32 during subsequent curing step(s). Furthermore, for example, the preliminary curing process may cause reduction in damage incurred during subsequent patterning via etch processes and/or cleaning processes.
- the preliminary curing process includes soft-curing the dielectric film 32 using UV radiation with optional IR radiation and optional thermal heating.
- the UV exposure may comprise a plurality of UV exposures, wherein each UV exposure may or may not include a different intensity, power, power density, exposure times, or wavelength range, or any combination of two or more thereof.
- the IR exposure may comprise a plurality of IR exposures, wherein each IR exposure may or may not include a different intensity, power, power density, exposure times, or wavelength range, or any combination of two or more thereof.
- the UV exposure and the IR exposure may be performed either sequentially or in parallel.
- dielectric film 32 may be heated by elevating the substrate temperature of substrate 30 to the first substrate temperature, wherein the first substrate temperature ranges from about 100 degrees C. (Celsius, or Centigrade) to about 600 degrees C. Alternatively, the first substrate temperature ranges from about 100 degrees C. to about 500 degrees C. Alternatively, the first substrate temperature ranges from about 100 degrees C. to about 300 degrees C.
- Substrate thermal heating may be performed by conductive heating, convective heating, or radiative heating, or any combination of two or more thereof. For example, the substrate temperature may be increased by elevating the temperature of a substrate holder in contact with substrate 30 .
- thermal heating of substrate 30 may take place before UV exposure, during UV exposure, or after UV exposure, or any combination of two or more thereof. Additionally yet, thermal heating may take place before IR exposure, during IR exposure, or after IR exposure, or any combination of two or more thereof. Thermal heating may be performed by conductive heating, convective heating, or radiative heating, or any combination of two or more thereof.
- a drying process may be performed to remove, or partially remove, one or more contaminants in the dielectric film 32 , including, for example, moisture, water, solvent, pore-generating material, residual pore-generating material, pore-generating molecules, fragments of pore-generating molecules, or any other contaminant that may interfere with the preliminary curing process.
- the exposure of the dielectric film 32 to UV radiation may include exposing the dielectric film 32 to UV radiation from one or more UV lamps, one or more UV LEDs (light-emitting diodes), or one or more UV lasers, or a combination of two or more thereof.
- the UV radiation may be continuous or pulsed.
- the UV radiation may be broad band or narrow band.
- the UV radiation may include UV emission ranging in wavelength from approximately 100 nanometers (nm) to approximately 600 nm. Alternatively, the UV radiation may range in wavelength from approximately 150 nm to approximately 400 nm. Alternatively, the UV radiation may range in wavelength from approximately 200 nm to approximately 350 nm. Alternatively, the UV radiation may range in wavelength from approximately 150 nm to approximately 250 nm. Alternatively, the UV radiation may range in wavelength from approximately 170 nm to approximately 240 nm. Alternatively, the UV radiation may range in wavelength from approximately 200 nm to approximately 250 nm.
- the exposure of the dielectric film 32 to IR radiation may include exposing the dielectric film 32 to IR radiation from one or more IR lamps, one or more IR LEDs (light emitting diodes), or one or more IR lasers, or a combination of two or more thereof.
- the IR radiation may be continuous or pulsed.
- the IR radiation may be broad band or narrow band.
- the IR radiation may contain substantially monochromatic electromagnetic (EM) radiation having a narrow band of wavelengths.
- the IR radiation may include IR emission ranging in wavelength from approximately 1 micron to approximately 25 microns. Alternatively, the IR radiation may range in wavelength from approximately 2 microns to approximately 20 microns. Alternatively, the IR radiation may range in wavelength from approximately 8 microns to approximately 14 microns. Alternatively, the IR radiation may range in wavelength from approximately 8 microns to approximately 12 microns. Alternatively, the IR radiation may range in wavelength from approximately 9 microns to approximately 10 microns.
- the inventors have recognized that the energy level (hv) delivered can be varied during different stages of the preliminary curing process.
- the preliminary curing process may include mechanisms for the removal of moisture and/or contaminants, the removal of pore-generating material, the decomposition of pore-generating material, the generation of cross-linking initiators, the cross-linking of the dielectric film, and the diffusion of the cross-linking initiators. Each mechanism may require a different energy level and rate at which energy is delivered to the dielectric film.
- the removal process may be facilitated by photon absorption at IR wavelengths.
- IR exposure assists the removal of pore-generating material more efficiently than thermal heating or UV exposure.
- the removal process may be assisted by decomposition of the pore-generating material.
- the removal process may include IR exposure that is complemented by UV exposure.
- UV exposure may assist a removal process having IR exposure by dissociating bonds between pore-generating material (e.g., pore-generating molecules and/or pore-generating molecular fragments) and the structure-forming material.
- the removal and/or decomposition processes may be assisted by photon absorption at UV wavelengths (e.g., about 300 nm to about 450 nm).
- the initiator generation process may be facilitated by using photon and phonon induced bond dissociation within the structure-forming material.
- the inventors have discovered that the initiator generation process may be facilitated by UV exposure.
- bond dissociation can require energy levels having a wavelength less than or equal to approximately 300 to 400 nm.
- cross-linking can be facilitated by thermal energy sufficient for bond formation and reorganization.
- the inventors have discovered that cross-linking may be facilitated by IR exposure or thermal heating or both.
- bond formation and reorganization may require energy levels having a wavelength of approximately 9 microns which, for example, corresponds to the main absorbance peak in siloxane-based organosilicate low-k materials.
- a pattern is formed in the soft-cured dielectric film 32 A using a lithographic process and an etching process.
- the lithographic process includes preparing the pattern in a layer of radiation-sensitive material, such as photo-resist, using an image exposure and developing sequence.
- the pattern may include a trench or line pattern, or a via or hole pattern, or a combination thereof.
- the pattern is transferred to an underlying hard mask layer or cap layer 34 and, thereafter, to the soft-cured dielectric film 32 A using one or more etch processes.
- the one or more etch processes may include dry and/or wet etch processes.
- the one or more etch processes may include dry plasma and/or dry non-plasma etch processes.
- undesired residues such as surface residue 35
- the exposed surface having reduced residue 35 A may also exhibit reduced damage.
- the undesired residues may include surface adsorbates, particulates, moisture, etch residue, undesired carbon-containing residue, amorphous carbon-containing residue, hydrocarbon-containing residue, fluorocarbon-containing residue, halogen-containing residue, or polymer-containing residue, or any combination of two or more thereof.
- the one or more etch processes utilized to perform the patterning of dielectric film 32 may cause damage to the dielectric film 32 , or soft-cured dielectric film 32 A, including degradation of the dielectric constant k, the surface roughness, and the hydrophilicity of the dielectric film 32 , among others.
- ashing process such as a plasma ashing process, and/or a wet cleaning process
- additional degradation and/or damage including additional accumulation of surface adsorbates, may be incurred.
- increased carbon content is desirable.
- PECVD plasma enhanced chemical vapor deposition
- the removal of undesired residues may include: (1) stripping one or more mask layers, such as photo-resist or photo-resist residue, utilized during the patterning of dielectric film 32 , or soft-cured dielectric film 32 A; (2) cleaning one or more exposed surfaces of dielectric film 32 , or soft-cured dielectric film 32 A, to remove any of the aforementioned undesired residues or surface adsorbates, including moisture, etch residue, halogen-containing residue, fluorocarbon-containing residue, hydrocarbon-containing residue, etc.; (3) dehydrating one or more exposed surfaces of dielectric film 32 , or soft-cured dielectric film 32 A; (4) reducing the dielectric constant k of dielectric film 32 , or soft-cured dielectric film 32 A, with the removal of unintended amorphous carbon-containing residue; or (5) performing one or more stripping and/or cleaning processes without degrading and/or further damaging dielectric film 32 , or soft-cured dielectric film 32 A, or (6) performing any combination of two or more mask
- the undesired residues may be removed using a dry EM radiation cleaning process by irradiating substrate 30 containing the pattern in the dielectric film 32 , or soft-cured dielectric film 32 A, with IR radiation and optionally UV radiation.
- undesired residues may be removed from substrate 30 by irradiating substrate 30 with a beam of IR radiation coupled with an optional exposure to UV radiation and/or an optional exposure to a gas or vapor jet emanating from a nozzle along a jet axis in a direction towards substrate 30 , wherein the gas or vapor jet may be reactive or non-reactive with substrate 30 .
- the removal of undesired residues may include heating substrate 30 to a substrate temperature ranging from about 20 degrees C. to about 250 degrees C.
- IR radiation such as far IR emission
- typical surface adsorbates such as hydrocarbon-containing material and fluorocarbon-containing material.
- thermophoretic force resulting from the temperature gradient ensuing from EM radiation may assist in the removal of surface adsorbates and particulates.
- UV radiation may assist in the scission of chemical bonds typical in surface adsorbates, such as photo-resist, hydrocarbon-containing material, and fluorocarbon-containing material, thus, facilitating the desorption process.
- the undesired residues may be removed using a dry EM radiation cleaning process, as described above, coupled with a reduced ashing process, such as a reduced plasma ashing process.
- the reduced ashing process may be utilized to remove, at least in part, undesired residues.
- the reduced ashing process may include a process condition, such as a plasma process condition, that causes reduced damage to the dielectric film 32 , or soft-cured dielectric film 32 A.
- the process condition may include a reduced ashing time, a reduced plasma power, a reduced chemistry (e.g., less aggressive chemistry, or less damaging chemistry), or any combination thereof.
- the undesired residues may be removed using an ashing process, or a wet cleaning process, or both.
- the ashing process may include a dry plasma ashing process.
- the wet cleaning process may include immersing substrate 30 in a wet cleaning solution, such as an aqueous HF solution.
- an optional silylation process may be performed following the removing of undesired residues in 14 (pictorial view 24 ), and preceding a final curing process to produce silylated surface layer 35 B.
- the silylation process includes the introduction of a silyl group to the dielectric film 32 , or soft-cured dielectric film 32 A, to serve as a protecting group for planarization, healing, and/or sealing of the exposed surface of the dielectric film 32 , or soft-cured dielectric film 32 A.
- the silylation process may include introducing a silane compound, a silazane compound, HMDS, or TMCS, or any combination of two or more thereof.
- the silylation may further include maintaining substrate 30 at a substrate temperature between about 200 degrees C. and about 400 degrees C.
- the silylation process may further include irradiating substrate 30 with UV radiation.
- a final curing process is performed on dielectric film 32 , or soft-cured dielectric film 32 A, to at least additionally cure dielectric film 32 to produce hard-cured dielectric film 32 B.
- the final curing process may include a thermal curing process, an IR curing process, or a UV curing process, or any combination of two or more thereof. Additionally, the final curing process may be performed at a second substrate temperature. In one embodiment, the second substrate temperature exceeds the first substrate temperature. As an example, the final curing process may cause substantially complete cross-linking of the dielectric film 32 , or soft-cured dielectric film 32 A, to produce enhanced film properties including, for example, mechanical properties.
- the final curing process includes hard-curing the dielectric film 32 using UV radiation with optional IR radiation and optional thermal heating.
- the UV exposure may comprise a plurality of UV exposures, wherein each UV exposure may or may not include a different intensity, power, power density, exposure times, or wavelength range, or any combination of two or more thereof.
- the IR exposure may comprise a plurality of IR exposures, wherein each IR exposure may or may not include a different intensity, power, power density, exposure times, or wavelength range, or any combination of two or more thereof.
- the UV exposure and the IR exposure may be performed either sequentially or in parallel.
- dielectric film 32 may be heated by elevating the substrate temperature of substrate 30 to the first substrate temperature, wherein the first substrate temperature ranges from approximately 100 degrees C. to approximately 600 degrees C. Alternatively, the first substrate temperature ranges from approximately 100 degrees C. to approximately 500 degrees C. Alternatively, the first substrate temperature ranges from approximately 100 degrees C. to approximately 300 degrees C.
- Substrate thermal heating may be performed by conductive heating, convective heating, or radiative heating, or any combination of two or more thereof. For example, the substrate temperature may be increased by elevating the temperature of a substrate holder in contact with substrate 30 .
- thermal heating of substrate 30 may take place before UV exposure, during UV exposure, or after UV exposure, or any combination of two or more thereof. Additionally yet, thermal heating may take place before IR exposure, during IR exposure, or after IR exposure, or any combination of two or more thereof. Thermal heating may be performed by conductive heating, convective heating, or radiative heating, or any combination of two or more thereof.
- a drying process may be performed to remove, or partially remove, one or more contaminants in the dielectric film 32 , or the soft-cured dielectric film 32 A, including, for example, moisture, water, solvent, pore-generating material, residual pore-generating material, pore-generating molecules, fragments of pore-generating molecules, or any other contaminant that may interfere with the final curing process.
- the exposure of the dielectric film 32 , or the soft-cured dielectric film 32 A, to UV radiation may include exposing the dielectric film 32 , or the soft-cured dielectric film 32 A, to UV radiation from one or more UV lamps, one or more UV LEDs (light-emitting diodes), or one or more UV lasers, or a combination of two or more thereof.
- the UV radiation may be continuous or pulsed.
- the UV radiation may be broad band or narrow band.
- the UV radiation may include UV emission ranging in wavelength from approximately 100 nanometers (nm) to approximately 600 nm. Alternatively, the UV radiation may range in wavelength from approximately 150 nm to approximately 400 nm. Alternatively, the UV radiation may range in wavelength from approximately 200 nm to approximately 350 nm.
- the UV radiation may range in wavelength from approximately 150 nm to approximately 250 nm.
- the UV radiation may range in wavelength from approximately 170 nm to approximately 240 nm.
- the UV radiation may range in wavelength from approximately 200 nm to approximately 250 nm.
- the exposure of the dielectric film 32 , or the soft-cured dielectric film 32 A, to IR radiation may include exposing the dielectric film 32 , or the soft-cured dielectric film 32 A, to IR radiation from one or more IR lamps, one or more IR LEDs (light emitting diodes), or one or more IR lasers, or a combination of two or more thereof.
- the IR radiation may be continuous or pulsed.
- the IR radiation may be broad band or narrow band.
- the IR radiation may contain substantially monochromatic electromagnetic (EM) radiation having a narrow band of wavelengths.
- the IR radiation may include IR emission ranging in wavelength from approximately 1 micron to approximately 25 microns. Alternatively, the IR radiation may range in wavelength from approximately 2 microns to approximately 20 microns.
- the IR radiation may range in wavelength from approximately 8 microns to approximately 14 microns. Alternatively, the IR radiation may range in wavelength from approximately 8 microns to approximately 12 microns. Alternatively, the IR radiation may range in wavelength from approximately 9 microns to approximately 10 microns.
- the inventors have recognized that the energy level (hv) delivered can be varied during different stages of the final curing process.
- the final curing process may include mechanisms for the removal of moisture and/or contaminants, the removal of pore-generating material, the decomposition of pore-generating material, the generation of cross-linking initiators, the cross-linking of the dielectric film, and the diffusion of the cross-linking initiators. Each mechanism may require a different energy level and rate at which energy is delivered to the dielectric film.
- the removal process may be facilitated by photon absorption at IR wavelengths.
- IR exposure assists the removal of pore-generating material more efficiently than thermal heating or UV exposure.
- the removal process may be assisted by decomposition of the pore-generating material.
- the removal process may include IR exposure that is complemented by UV exposure.
- UV exposure may assist a removal process having IR exposure by dissociating bonds between pore-generating material (e.g., pore-generating molecules and/or pore-generating molecular fragments) and the structure-forming material.
- the removal and/or decomposition processes may be assisted by photon absorption at UV wavelengths (e.g., about 300 nm to about 450 nm).
- the initiator generation process may be facilitated by using photon and phonon induced bond dissociation within the structure-forming material.
- the inventors have discovered that the initiator generation process may be facilitated by UV exposure.
- bond dissociation can require energy levels having a wavelength less than or equal to approximately 300 to 400 nm.
- cross-linking can be facilitated by thermal energy sufficient for bond formation and reorganization.
- the inventors have discovered that cross-linking may be facilitated by IR exposure or thermal heating or both.
- bond formation and reorganization may require energy levels having a wavelength of approximately 9 microns which, for example, corresponds to the main absorbance peak in siloxane-based organosilicate low-k materials.
- the patterned, hard-cured dielectric film 32 B may optionally be post-treated in a post-treatment system configured to modify the hard-cured dielectric film 32 B.
- post-treatment may include thermal heating the hard-cured dielectric film 32 B.
- post-treatment may include spin coating or vapor depositing another film on the hard-cured dielectric film 32 B in order to promote adhesion for subsequent films or improve hydrophobicity.
- adhesion promotion may be achieved in a post-treatment system by lightly bombarding the hard-cured dielectric film 32 B with ions.
- the post-treatment may comprise performing one or more of depositing another film on the hard-cured dielectric film 32 B, cleaning the hard-cured dielectric film 32 B, or exposing the hard-cured dielectric film 32 B to plasma.
- FIG. 3 a flow chart 4 illustrating a method for cleaning a substrate is provided according to an embodiment. Furthermore, systems and methods for cleaning a substrate are illustrated in FIGS. 4A , 4 B, and 5 A through 5 D.
- the method illustrated in flow chart 4 begins in 41 with irradiating a region 62 on a substrate 50 containing one or more layers or structures 60 A-D with infrared (IR) radiation and optionally ultraviolet (UV) radiation to remove material or undesired residues 65 A-D from the one or more layers or structures 60 A-D.
- the undesired residues may include surface adsorbates, particulates, moisture, etch residue, undesired carbon-containing residue, amorphous carbon-containing residue, hydrocarbon-containing residue, fluorocarbon-containing residue, halogen-containing residue, or polymer-containing residue, or any combination of two or more thereof.
- the one or more layers or structures 60 A- 60 D may include a low-k layer, an ultra low-k layer, a photo-resist layer, an anti-reflective coating (ARC) layer, an organic planarization layer (OPL), a soft mask layer, or a hard mask layer, or any combination of two or more thereof.
- the one or more layers or structures 60 A- 60 D may include an un-patterned, blanket layer or structure, or the one or more layers or structures 60 A- 60 D may include a patterned layer or structure, as shown in FIGS. 5A through 5D .
- the patterned layer or structure may be formed using lithographic and/or etching processes. Additionally, for example, the patterned layer or structure may be formed using a patterned mask layer and an etching process.
- the IR radiation may include a beam of IR radiation 52 emitted from an IR source 51 yielding a beam spot 53 on substrate 50 .
- the IR source 51 may include one or more IR lamps, one or more IR LEDs (light emitting diodes), or one or more IR lasers, or a combination of two or more thereof.
- the IR radiation may be continuous or pulsed.
- the IR radiation may be broad band or narrow band.
- the IR radiation may contain substantially monochromatic electromagnetic (EM) radiation having a narrow band of wavelengths.
- the IR radiation may include IR emission ranging in wavelength from approximately 1 micron to approximately 25 microns. Alternatively, the IR radiation may range in wavelength from approximately 2 microns to approximately 20 microns.
- the IR radiation may range in wavelength from approximately 8 microns to approximately 14 microns. Alternatively, the IR radiation may range in wavelength from approximately 8 microns to approximately 12 microns. Alternatively, the IR radiation may range in wavelength from approximately 9 microns to approximately 10 microns.
- a spectral content for the IR radiation may be selected to cause absorption in at least a portion of remnants of the one or more layers or structures 60 A- 60 D, or at least a portion of the material or undesired residues to be removed.
- the UV source may include one or more UV lamps, one or more UV LEDs (light-emitting diodes), or one or more UV lasers, or a combination of two or more thereof.
- the UV radiation may be continuous or pulsed.
- the UV radiation may be broad band or narrow band.
- the UV radiation may include UV emission ranging in wavelength from approximately 100 nanometers (nm) to approximately 600 nm. Alternatively, the UV radiation may range in wavelength greater than approximately 250 nm.
- the IR exposure and the UV exposure may be performed either sequentially or in parallel.
- the irradiating may include IR irradiation simultaneous with UV radiation, preceded by UV radiation, or followed by UV irradiation, or any combination of two or more thereof.
- the one or more layers or structures 60 A-D may be heated by elevating the substrate temperature of substrate 50 to a temperature ranging from approximately 20 degrees C. to approximately 250 degrees C.
- the substrate temperature may be increased by elevating the temperature of a substrate holder in contact with substrate 50 .
- thermal heating of substrate 50 may take place before IR exposure, during IR exposure, or after IR exposure, or any combination of two or more thereof. Additionally yet, thermal heating may take place before UV exposure, during UV exposure, or after UV exposure, or any combination of two or more thereof. Thermal heating may be performed by conductive heating, convective heating, or radiative heating, or any combination of two or more thereof.
- region 62 is exposed to a gas or vapor jet ( 56 , 56 ′) emanating from a gas nozzle 55 along a jet axis ( 57 , 57 ′) in a direction towards substrate 50 .
- the jet axis ( 57 , 57 ′) may intersect with the beam spot 53 on substrate 50 .
- the gas or vapor jet ( 56 , 56 ′) may be selected to be reactive or non-reactive with at least a portion of region 62 .
- gas or vapor jet ( 56 , 56 ′) may contain He, Ne, Ar, Kr, Xe, N 2 , H 2 , NH 3 , CO, CO 2 , or O 2 , or any combination of two or more thereof.
- oxygen-containing gases may combine with carbon to produce volatile byproducts, such as CO or CO 2 .
- a cleaning process is schematically illustrated in FIG. 5A .
- the cleaning process includes irradiating one or more layers or structures 60 A containing a patterned low-k dielectric material 63 with IR radiation 67 assisted by UV radiation 68 to remove photo-resist layer 64 A and photo-resist residue 65 A on the sidewalls of patterned low-k dielectric material 63 .
- the cleaning process produces one or more cleaned layers or structures 61 A having reduced photo-resist 66 A and/or photo-resist related damage.
- UV radiation having UV emission greater than about 300 nm may selectively graft polymer adsorbates at low substrate temperature, while absorption of IR radiation may assist the desorption of volatile polymer residue on exposed surfaces of the low-k dielectric material.
- the cleaning process may be further coupled with a reduced (e.g., less aggressive) ashing process.
- a cleaning process is schematically illustrated in FIG. 5B .
- the cleaning process includes irradiating one or more layers or structures 60 B containing a patterned low-k dielectric material 63 and patterned hard mask/cap material 64 B with IR radiation 67 assisted by UV radiation 68 to remove photo-resist residue 65 B on the sidewalls of patterned low-k dielectric material 63 .
- the cleaning process produces one or more cleaned layers or structures 61 B having reduced photo-resist 66 B and/or photo-resist related damage.
- UV radiation having UV emission greater than about 300 nm may selectively graft polymer adsorbates at low substrate temperature, while absorption of IR radiation may assist the desorption of volatile polymer residue on exposed surfaces of the low-k dielectric material.
- the cleaning process may be further coupled with a reduced (e.g., less aggressive) ashing process.
- a cleaning process is schematically illustrated in FIG. 5C .
- the cleaning process includes irradiating one or more layers or structures 60 C containing a patterned low-k dielectric material 63 and patterned hard mask/cap material 64 C with IR radiation 67 to remove moisture 65 C on the sidewalls of patterned low-k dielectric material 63 .
- the cleaning process produces one or more cleaned layers or structures 61 C having reduced moisture 66 C and/or moisture related damage.
- IR radiation may selectively heat the low-k dielectric material to remove moisture.
- a cleaning process is schematically illustrated in FIG. 5D .
- the cleaning process includes irradiating one or more layers or structures 60 D containing a patterned low-k dielectric material 63 and patterned soft mask/hard mask/cap material 64 D with IR radiation 67 to remove amorphous carbon 65 D on the sidewalls of patterned low-k dielectric material 63 .
- the cleaning process produces one or more cleaned layers or structures 61 D having reduced amorphous carbon 66 D and/or amorphous carbon related damage.
- the cleaning process may include UV radiation.
- IR and/or UV radiation may efficiently remove amorphous carbon to reduce dielectric constant k.
- subsequent UV-induced silylation is more effectively applied following the IR and/or UV exposure in the cleaning process.
- FIGS. 6 and 7 provide a side view and top view, respectively, of a process platform 100 for treating a dielectric film on a substrate.
- the process platform 100 includes a first process module 110 and a second process module 120 .
- the first process module 110 may include a curing system, a cleaning system, a surface modification system, or a drying system.
- the second process module 120 may include a curing system, a cleaning system, a surface modification system, or a drying system.
- the drying system may be configured to remove, or reduce to sufficient levels, one or more contaminants, pore-generating materials, and/or cross-linking inhibitors in the dielectric film, including, for example, moisture, water, solvent, contaminants, pore-generating material, residual pore-generating material, a weakly bonded side group to the structure-forming material, pore-generating molecules, fragments of pore-generating molecules, cross-linking inhibitors, fragments of cross-linking inhibitors, or any other contaminant that may interfere with a curing process performed in the curing system.
- a sufficient reduction of a specific contaminant present within the dielectric film from prior to the drying process to following the drying process, can include a reduction of approximately 10% to approximately 100% of the specific contaminant.
- the level of contaminant reduction may be measured using Fourier transform infrared (FTIR) spectroscopy, or mass spectroscopy.
- FTIR Fourier transform infrared
- mass spectroscopy or mass spectroscopy.
- a sufficient reduction of a specific contaminant present within the dielectric film can range from approximately 50% to approximately 100%.
- a sufficient reduction of a specific contaminant present within the dielectric film can range from approximately 80% to approximately 100%.
- the curing system may be configured to perform the preliminary curing process, or the final curing process, or both. Additionally, the curing system may be configured to cure the dielectric film by causing or partially causing cross-linking within the dielectric film in order to, for example, improve the mechanical properties of the dielectric film. Furthermore, the curing system may be configured to cure the dielectric film by causing or partially causing cross-link initiation, removal of pore-generating material, decomposition of pore-generating material, etc.
- the curing system can include one or more radiation sources configured to expose the substrate having the dielectric film to EM radiation at multiple EM wavelengths. For example, the one or more radiation sources can include an IR radiation source and a UV radiation source.
- the exposure of the substrate to UV radiation and IR radiation may be performed simultaneously, sequentially, or partially over-lapping one another.
- the exposure of the substrate to UV radiation can, for instance, precede the exposure of the substrate to IR radiation or follow the exposure of the substrate to IR radiation or both.
- the exposure of the substrate to IR radiation can, for instance, precede the exposure of the substrate to UV radiation or follow the exposure of the substrate to UV radiation or both.
- the IR radiation can include an IR radiation source ranging from approximately 1 micron to approximately 25 microns. Additionally, for example, the IR radiation may range from about 2 microns to about 20 microns, or from about 8 microns to about 14 microns, or from about 8 microns to about 12 microns, or from about 9 microns to about 10 microns. Additionally, for example, the UV radiation can include a UV wave-band source producing radiation ranging from approximately 100 nanometers (nm) to approximately 600 nm.
- the UV radiation may range from about 150 nm to about 400 nm, or from about 150 nm to about 300 nm, or from about 170 to about 240 nm, or from about 200 nm to about 240 nm.
- the first process module 110 may comprise a first curing system configured to expose the substrate to UV radiation
- the second process module 120 may comprise a second curing system configured to expose the substrate to IR radiation.
- IR exposure of the substrate can be performed in the first process module 110 , or the second process module 120 , or a separate process module (not shown).
- the cleaning system may be configured to perform the removal of undesired residues.
- the cleaning system may include any one of the systems described in FIGS. 4A and 4B .
- a transfer system 130 can be coupled to the second process module 120 in order to transfer substrates into and out of the first process module 110 and the second process module 120 , and exchange substrates with a multi-element manufacturing system 140 .
- Transfer system 130 may transfer substrates to and from the first process module 110 and the second process module 120 while maintaining a vacuum environment.
- the first and second process modules 110 , 120 , and the transfer system 130 can, for example, include a processing element 102 within the multi-element manufacturing system 140 .
- the transfer system 130 may comprise a dedicated substrate handler 160 for moving a one or more substrates between the first process module 110 , the second process module 120 , and the multi-element manufacturing system 140 .
- the dedicated substrate handler 160 is dedicated to transferring the one or more substrates between the process modules (first process module 110 and second process module 120 ), and the multi-element manufacturing system 140 ; however, the embodiment is not so limited.
- the multi-element manufacturing system 140 may permit the transfer of substrates to and from processing elements including such devices as etch systems, deposition systems, coating systems, patterning systems, metrology systems, etc.
- the deposition system may include one or more vapor deposition systems, each of which is configured to deposit a dielectric film on a substrate, wherein the dielectric film comprises a porous dielectric film, a non-porous dielectric film, a low dielectric constant (low-k) film, or an ultra low-k film.
- an isolation assembly 150 can be utilized to couple each system.
- the isolation assembly 150 can include at least one of a thermal insulation assembly to provide thermal isolation, and a gate valve assembly to provide vacuum isolation.
- the first and second process modules 110 and 120 , and transfer system 130 can be placed in any sequence.
- FIG. 7 presents a top-view of the process platform 100 illustrated in FIG. 6 for processing one or more substrates.
- a substrate 142 is processed in the first and second process modules 110 , 120 .
- two or more substrates may be processed in parallel in each process module.
- the process platform 100 may comprise a first process element 102 and a second process element 104 configured to extend from the multi-element manufacturing system 140 and work in parallel with one another.
- the first process element 102 may comprise first process module 110 and second process module 120 , wherein a transfer system 130 utilizes the dedicated substrate handler 160 to move substrate 142 into and out of the first process element 102 .
- FIG. 8 presents a side-view of a process platform 200 for processing one or more substrates according to another embodiment.
- Process platform 200 may be configured for treating a dielectric film on a substrate.
- the process platform 200 comprises a first process module 210 , and a second process module 220 , wherein the first process module 210 is stacked atop the second process module 220 in a vertical direction as shown.
- the first process module 210 may comprise a curing system
- the second process module 220 may comprise a drying system.
- the first process module 210 may comprise a first curing system configured to expose the substrate to UV radiation
- the second process module 220 may comprise a second curing system configured to expose the substrate to IR radiation.
- a transfer system 230 may be coupled to the first process module 210 , in order to transfer substrates into and out of the first process module 210 , and coupled to the second process module 220 , in order to transfer substrates into and out of the second process module 220 .
- the transfer system 230 may comprise a dedicated handler 260 for moving one or more substrates between the first process module 210 , the second process module 220 and the multi-element manufacturing system 240 .
- the handler 260 may be dedicated to transferring the substrates between the process modules (first process module 210 and second process module 220 ) and the multi-element manufacturing system 240 ; however, the embodiment is not so limited.
- transfer system 230 may exchange substrates with one or more substrate cassettes (not shown). Although only two process modules are illustrated in FIG. 8 , other process modules can access transfer system 230 or multi-element manufacturing system 240 including such devices as etch systems, deposition systems, coating systems, patterning systems, metrology systems, etc.
- the deposition system may include one or more vapor deposition systems, each of which is configured to deposit a dielectric film on a substrate, wherein the dielectric film comprises a porous dielectric film, a non-porous dielectric film, a low dielectric constant (low-k) film, or an ultra low-k film.
- An isolation assembly 250 can be used to couple each process module in order to isolate the processes occurring in the first and second process modules.
- the isolation assembly 250 may comprise at least one of a thermal insulation assembly to provide thermal isolation, and a gate valve assembly to provide vacuum isolation.
- the transfer system 230 can serve as part of the isolation assembly 250 .
- FIG. 9 presents a top view of a process platform 300 for processing a plurality of substrates 342 .
- Process platform 300 may be configured for treating a dielectric film on a substrate.
- the process platform 300 comprises a first process module 310 , a second process module 320 , and an optional auxiliary process module 370 coupled to a first transfer system 330 and an optional second transfer system 330 ′.
- the first process module 310 may comprise a curing system
- the second process module 320 may comprise a drying system.
- the first process module 310 may comprise a first curing system configured to expose the substrate 342 to UV radiation
- the second process module 320 may comprise a second curing system configured to expose the substrate 342 to IR radiation.
- the first transfer system 330 and the optional second transfer system 330 ′ are coupled to the first process module 310 and the second process module 320 , and configured to transfer one or more substrates 342 in and out of the first process module 310 and the second process module 320 , and also to exchange one or more substrates 342 with a multi-element manufacturing system 340 .
- the multi-element manufacturing system 340 may comprise a load-lock element to allow cassettes of substrates 342 to cycle between ambient conditions and low pressure conditions.
- the first and second treatment systems 310 , 320 , and the first and optional second transfer systems 330 , 330 ′ can, for example, comprise a processing element within the multi-element manufacturing system 340 .
- the transfer system 330 may comprise a first dedicated handler 360 and the optional second transfer system 330 ′ comprises an optional second dedicated handler 360 ′ for moving one or more substrates 342 between the first process module 310 , the second process module 320 , the optional auxiliary process module 370 and the multi-element manufacturing system 340 .
- the multi-element manufacturing system 340 may permit the transfer of substrates 342 to and from processing elements including such devices as etch systems, deposition systems, coating systems, patterning systems, metrology systems, etc. Furthermore, the multi-element manufacturing system 340 may permit the transfer of substrates 342 to and from the auxiliary process module 370 , wherein the auxiliary process module 370 may include an etch system, a deposition system, a coating system, a patterning system, a metrology system, etc.
- the deposition system may include one or more vapor deposition systems, each of which is configured to deposit a dielectric film on a substrate 342 , wherein the dielectric film comprises a porous dielectric film, a non-porous dielectric film, a low dielectric constant (low-k) film, or an ultra low-k film.
- the dielectric film comprises a porous dielectric film, a non-porous dielectric film, a low dielectric constant (low-k) film, or an ultra low-k film.
- an isolation assembly 350 is utilized to couple each process module.
- the isolation assembly 350 may comprise at least one of a thermal insulation assembly to provide thermal isolation and a gate valve assembly to provide vacuum isolation.
- process modules 310 and 320 , and transfer systems 330 and 330 ′ may be placed in any sequence.
- a process module 400 configured to treat a dielectric film on a substrate is shown according to another embodiment.
- the process module 400 may be configured to cure a dielectric film.
- the process module 400 may be configured to clean a dielectric film.
- the process module 400 may be configured to modify a surface on a dielectric film.
- Process module 400 includes a process chamber 410 configured to produce a clean, contaminant-free environment for curing, cleaning, and/or modifying a substrate 425 resting on substrate holder 420 .
- Process module 400 further includes a radiation source 440 configured to expose substrate 425 having the dielectric film to EM radiation.
- the EM radiation is dedicated to a specific radiation wave-band, and includes single, multiple, narrow band, or broad band EM wavelengths within that specific radiation wave-band.
- the radiation source 440 can include an IR radiation source configured to produce EM radiation in the IR spectrum.
- the radiation source 440 can include a UV radiation source configured to produce EM radiation in the UV spectrum.
- IR treatment and UV treatment of substrate 425 can be performed in a separate process modules.
- the IR radiation source may include a broad band IR source (e.g., polychromatic), or may include a narrow band IR source (e.g., monochromatic).
- the IR radiation source may include one or more IR lamps, one or more IR LEDs, or one or more IR lasers (continuous wave (CW), tunable, or pulsed), or any combination thereof.
- the IR power density may range up to about 20 W/cm 2 .
- the IR power density may range from about 1 W/cm 2 to about 20 W/cm 2 .
- the IR radiation wavelength may range from approximately 1 micron to approximately 25 microns. Alternatively, the IR radiation wavelength may range from approximately 8 microns to approximately 14 microns. Alternatively, the IR radiation wavelength may range from approximately 8 microns to approximately 12 microns. Alternatively, the IR radiation wavelength may range from approximately 9 microns to approximately 10 microns.
- the IR radiation source may include a CO 2 laser system.
- the IR radiation source may include an IR element, such as a ceramic element or silicon carbide element, having a spectral output ranging from approximately 1 micron to approximately 25 microns, or the IR radiation source can include a semiconductor laser (diode), or ion, Ti:sapphire, or dye laser with optical parametric amplification.
- an IR element such as a ceramic element or silicon carbide element, having a spectral output ranging from approximately 1 micron to approximately 25 microns
- the IR radiation source can include a semiconductor laser (diode), or ion, Ti:sapphire, or dye laser with optical parametric amplification.
- the UV radiation source may include a broad band UV source (e.g., polychromatic), or may include a narrow band UV source (e.g., monochromatic).
- the UV radiation source may include one or more UV lamps, one or more UV LEDs, or one or more UV lasers (continuous wave (CW), tunable, or pulsed), or any combination thereof.
- UV radiation may be generated, for instance, from a microwave source, an arc discharge, a dielectric barrier discharge, or electron impact generation.
- the UV power density may range from approximately 0.1 mW/cm 2 to approximately 2000 mW/cm 2 .
- the UV wavelength may range from approximately 100 nanometers (nm) to approximately 600 nm.
- the UV radiation may range from approximately 150 nm to approximately 400 nm.
- the UV radiation may range from approximately 150 nm to approximately 300 nm.
- the UV radiation may range from approximately 170 nm to approximately 240 nm.
- the UV radiation may range from approximately 200 nm to approximately 350 nm.
- the UV radiation may range from approximately 200 nm to approximately 240 nm.
- the UV radiation source may include a direct current (DC) or pulsed lamp, such as a Deuterium (D 2 ) lamp, having a spectral output ranging from approximately 180 nm to approximately 500 nm, or the UV radiation source may include a semiconductor laser (diode), (nitrogen) gas laser, frequency-tripled (or quadrupled) Nd:YAG laser, or copper vapor laser.
- DC direct current
- D 2 Deuterium
- the UV radiation source may include a semiconductor laser (diode), (nitrogen) gas laser, frequency-tripled (or quadrupled) Nd:YAG laser, or copper vapor laser.
- the IR radiation source, or the UV radiation source, or both may include any number of optical devices to adjust one or more properties of the output radiation.
- each source may further include optical filters, optical lenses, beam expanders, beam collimators, etc.
- optical manipulation devices as known to those skilled in the art of optics and EM wave propagation are suitable for the invention.
- the substrate holder 420 can further include a temperature control system that can be configured to elevate and/or control the temperature of substrate 425 .
- the temperature control system can be a part of a thermal treatment device 430 .
- the substrate holder 420 can include one or more conductive heating elements embedded in substrate holder 420 coupled to a power source and a temperature controller.
- each heating element can include a resistive heating element coupled to a power source configured to supply electrical power.
- the substrate holder 420 could optionally include one or more radiative heating elements.
- the temperature of substrate 425 can, for example, range from approximately 20 degrees C. to approximately 600 degrees C., and desirably, the temperature may range from approximately 100 degrees C. to approximately 600 degrees C.
- the temperature of substrate 425 can range from approximately 300 degrees C. to approximately 500 degrees C., or from approximately 300 degrees C. to approximately 450 degrees C.
- the temperature of substrate 425 can range from approximately 20 degrees C. to approximately 300 degrees C., or from approximately 20 degrees C. to approximately 250 degrees C.
- the substrate holder 420 can further include a drive system 435 configured to translate, or rotate, or both translate and rotate the substrate holder 420 to move the substrate 425 relative to radiation source 440 .
- substrate holder 420 may or may not be configured to clamp substrate 425 .
- substrate holder 420 may be configured to mechanically or electrically clamp substrate 425 .
- substrate holder 420 may be configured to support a plurality of substrates.
- process module 400 can further include a gas injection system 450 coupled to the process chamber 410 and configured to introduce a purge gas or process gas that is either reactive or non-reactive with substrate 425 to process chamber 410 .
- the gas injection system 450 may include a gas nozzle 452 configured to produce a gas or vapor jet 454 along a jet axis in a direction towards substrate 425 .
- the gas or vapor jet 454 may be simultaneous with and/or intersecting with EM radiation 442 from radiation source 440 .
- the purge gas or process gas may, for example, include an inert gas, such as a noble gas or nitrogen.
- the purge gas can include other gases listed above, such as for example O 2 , H 2 , NH 3 , C x H y , or any combination thereof.
- process module 400 can further include a vacuum pumping system 455 coupled to process chamber 410 and configured to evacuate the process chamber 410 .
- substrate 425 can be subject to a purge gas environment with or without vacuum conditions.
- process module 400 can include a controller 460 coupled to process chamber 410 , substrate holder 420 , thermal treatment device 430 , drive system 435 , radiation source 440 , gas injection system 450 , and vacuum pumping system 455 .
- Controller 460 includes a microprocessor, a memory, and a digital I/O port capable of generating control voltages sufficient to communicate and activate inputs to the process module 400 as well as monitor outputs from the process module 400 .
- a program stored in the memory is utilized to interact with the process module 400 according to a stored process recipe.
- the controller 460 can be used to configure any number of processing elements ( 410 , 420 , 430 , 435 , 440 , 450 , or 455 ), and the controller 460 can collect, provide, process, store, and display data from processing elements.
- the controller 460 can include a number of applications for controlling one or more of the processing elements.
- controller 460 can include a graphic user interface (GUI) component (not shown) that can provide easy to use interfaces that enable a user to monitor and/or control one or more processing elements.
- GUI graphic user interface
- a process module 500 configured to treat a dielectric film on a substrate is shown according to another embodiment.
- the process module 500 may be configured to cure a dielectric film.
- the process module 400 may be configured to clean a dielectric film.
- the process module 400 may be configured to modify a surface on a dielectric film.
- Process module 500 includes many of the same elements as those depicted in FIG. 10 .
- the process module 500 comprises process chamber 410 configured to produce a clean, contaminant-free environment for curing a substrate 425 resting on substrate holder 420 .
- Process module 500 includes a first radiation source 540 configured to expose substrate 425 having the dielectric film to a first radiation source grouping of EM radiation.
- Process module 500 further includes a second radiation source 545 configured to expose substrate 425 having the dielectric film to a second radiation source grouping of EM radiation.
- Each grouping of EM radiation is dedicated to a specific radiation wave-band, and includes single, multiple, narrow-band, or broadband EM wavelengths within that specific radiation wave-band.
- the first radiation source 540 can include an IR radiation source configured to produce EM radiation in the IR spectrum.
- the second radiation source 545 can include a UV radiation source configured to produce EM radiation in the UV spectrum.
- IR treatment and UV treatment of substrate 425 can be performed in a single process module.
- gas or vapor jet 454 may be simultaneous with and/or intersecting with first EM radiation 542 from first radiation source 540 and/or second EM radiation 547 from second radiation source 545 .
- process module 500 can include a controller 560 coupled to process chamber 410 , substrate holder 420 , thermal treatment device 430 , drive system 435 , first radiation source 540 , second radiation source 545 , gas injection system 450 , and vacuum pumping system 455 .
- Controller 560 includes a microprocessor, a memory, and a digital I/O port capable of generating control voltages sufficient to communicate and activate inputs to the process module 500 as well as monitor outputs from the process module 500 .
- a program stored in the memory is utilized to interact with the process module 500 according to a stored process recipe.
- the controller 560 can be used to configure any number of processing elements ( 410 , 420 , 430 , 435 , 540 , 545 , 450 , or 455 ), and the controller 560 can collect, provide, process, store, and display data from processing elements.
- the controller 460 can include a number of applications for controlling one or more of the processing elements.
- controller 560 can include a graphic user interface (GUI) component (not shown) that can provide easy to use interfaces that enable a user to monitor and/or control one or more processing elements.
- GUI graphic user interface
- the process module 1200 includes a process chamber 1210 configured to produce a clean, contaminant-free environment for curing, cleaning, and/or modifying a substrate 1225 resting on substrate holder 1220 .
- Process module 1200 further includes a radiation source 1230 configured to expose substrate 1225 to EM radiation.
- the radiation source 1230 includes a UV lamp 1240 , and a reflector 1250 for directing UV radiation 1242 from the UV lamp 1240 to substrate 1225 .
- the radiation source 1230 may include an IR lamp.
- the reflector 1250 has a dichroic reflector 1254 , and a non-absorbing reflector 1252 disposed between the UV lamp 1240 and substrate 1225 .
- the non-absorbing reflector 1252 is configured to reflect UV radiation 1242 from the UV lamp 1240 towards the dichroic reflector 1254 , wherein the non-absorbing reflector 1252 substantially prevents direct UV radiation 1244 from the UV lamp 1240 to substrate 1225 .
- the dichroic reflector 1254 may be utilized to select at least a portion of the UV radiation spectrum emitted by the UV lamp 1240 .
- radiation source 1230 may be configured to irradiate substrate 1225 with UV radiation containing emission ranging from about 250 nm to about 450 nm, or about 200 nm to about 300 nm, or about 200 nm to about 290 nm, depending on the type of dichroic coating.
- the dichroic coating may include one or more dielectric layers.
- Filtering by reflection on a dichroic coating usually does not affect the original forward rays emitted directly from the UV lamp. Consequently, a typical UV lamp using dichroic reflector still emits a significant amount of emission outside of the desired wavelength range, causing overheating of the substrate and inefficient porogen removal.
- the inventors propose to use a second reflection on reflectors with dichroic coating in order to obtain the desired emission spectrum.
- the non-absorbing reflector 1252 is separate from the UV lamp 1240 , as shown in FIG. 11 . In another embodiment, the non-absorbing reflector 1252 includes a coating applied to an underside of the UV lamp 1240 .
- the non-absorbing reflector 1252 may include a concave reflecting surface oriented to face a concave reflecting surface of the dichroic reflector 1254 , and the non-absorbing reflector 1252 may be positioned between the dichroic reflector 1254 and the substrate 1225 . Additionally, an apex and a focus of the concave reflecting surface of the non-absorbing reflector 1252 , and an apex and a focus of the concave reflecting surface of the dichroic reflector 1254 may be collinear. Furthermore, the non-absorbing reflector 1252 and/or the dichroic reflector 1254 may include a cylindrical or spherical geometry having a circular, an elliptical, a parabolic, or a hyperbolic cross-section. The shape, orientation, and/or position of the non-absorbing reflector 1252 and/or the dichroic reflector 1254 may be adjusted to provide optimal irradiation of substrate 1225 .
- the process module 1200 may include a UV window 1260 disposed between the reflector 1250 and the substrate 1225 .
- the process module 1200 may further include an IR source, such as an IR source that provides substantially monochromatic EM radiation having a narrow band of wavelengths, or an IR laser. Additionally, the process module 1200 may further include a temperature control system coupled to the substrate holder 1220 and configured to control a temperature of the substrate 1225 . Additionally, the process module 1200 may further include a drive system 1212 coupled to the substrate holder 1220 , and configured to translate, or rotate, or both translate and rotate the substrate holder 1220 . Additionally yet, the process module 1200 may further include a gas supply system coupled to the process chamber 1210 , and configured to introduce a purge gas and/or process gas to the process chamber 1210 . For example, the gas supply system may include a nozzle configured to produce a gas or vapor jet emanating from the nozzle along a jet axis in a direction towards substrate 1225 .
- an IR source such as an IR source that provides substantially monochromatic EM radiation having a narrow band of wavelengths, or an IR
- the process module 1300 includes a process chamber 1310 configured to produce a clean, contaminant-free environment for curing, cleaning, and/or modifying a substrate 1325 resting on substrate holder 1320 .
- Process module 1300 further includes a radiation source 1330 configured to expose substrate 1325 to EM radiation.
- the radiation source 1330 includes a UV lamp 1340 , and a reflector 1350 for directing UV radiation 1342 from the UV lamp 1340 to substrate 1325 .
- the radiation source 1330 may include an IR lamp.
- the reflector 1350 has a dichroic reflector 1354 , and a non-absorbing reflector 1352 disposed between the UV lamp 1340 and substrate 1325 .
- the non-absorbing reflector 1352 is configured to reflect UV radiation 1342 from the UV lamp 1340 towards the dichroic reflector 1354 , wherein the non-absorbing reflector 1352 substantially prevents direct UV radiation 1244 from the UV lamp 1340 to substrate 1325 .
- the dichroic reflector 1354 may be utilized to select at least a portion of the UV radiation spectrum emitted by the UV lamp 1340 .
- radiation source 1330 may be configured to irradiate substrate 1325 with UV radiation containing emission ranging from about 250 nm to about 450 nm, or about 200 nm to about 300 nm, or about 200 nm to about 290 nm, depending on the type of dichroic coating.
- the dichroic coating may include one or more dielectric layers.
- the dichroic reflector 1354 comprises a plurality of dichroic reflecting elements arranged in a first plane 1361 parallel with substrate 1325 and located above substrate 1325
- the non-absorbing reflector 1252 comprises a plurality of non-absorbing reflecting elements arranged in a second plane 1362 parallel with substrate 1325 and located above substrate 1325 and below the first plane 1361
- the plurality of non-absorbing reflecting elements and the plurality of dichroic reflecting elements are arranged as pairs such that a one-to-one relationship exists between each of the plurality of non-absorbing reflecting elements and each of the plurality of dichroic reflecting elements.
- the non-absorbing reflector 1352 may include a concave reflecting surface oriented to face a concave reflecting surface of the dichroic reflector 1354 , and the non-absorbing reflector 1352 may be positioned between the dichroic reflector 1354 and the substrate 1325 .
- the process module 1300 may include a UV window 1360 disposed between the reflector 1350 and the UV lamp 1340 .
- the shape, orientation, and/or position of the non-absorbing reflector 1352 and/or the dichroic reflector 1354 may be adjusted to provide optimal irradiation of substrate 1325 .
- the process module 1300 may further include an IR source, such as an IR source that provides substantially monochromatic EM radiation having a narrow band of wavelengths, or an IR laser. Additionally, the process module 1300 may further include a temperature control system coupled to the substrate holder 1320 and configured to control a temperature of the substrate 1325 . Additionally, the process module 1300 may further include a drive system 1312 coupled to the substrate holder 1320 , and configured to translate, or rotate, or both translate and rotate the substrate holder 1320 . Additionally yet, the process module 1300 may further include a gas supply system coupled to the process chamber 1310 , and configured to introduce a purge gas and/or process gas to the process chamber 1310 . For example, the gas supply system may include a nozzle configured to produce a gas or vapor jet emanating from the nozzle along a jet axis in a direction towards substrate 1325 .
- an IR source such as an IR source that provides substantially monochromatic EM radiation having a narrow band of wavelengths, or an IR
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Optics & Photonics (AREA)
- Manufacturing & Machinery (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Health & Medical Sciences (AREA)
- Toxicology (AREA)
- General Health & Medical Sciences (AREA)
- High Energy & Nuclear Physics (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Formation Of Insulating Films (AREA)
- Cleaning Or Drying Semiconductors (AREA)
Abstract
A method and system for treating a substrate and, in particular, a method and system for cleaning a low dielectric constant (low-k) dielectric film to remove, among other things, undesired residue is described. The method includes irradiating a region on a substrate containing one or more layers or structures with infrared (IR) radiation and optionally ultraviolet (UV) radiation to remove material or undesired residues from the one or more layers or structures. Furthermore, the method may optionally include exposing at least a portion of the region to a gas or vapor jet emanating from a gas nozzle along a jet axis in a direction towards the substrate.
Description
- Pursuant to 37 CFR §1.78(a)(4), this application claims the benefit of and priority to U.S. Provisional application Ser. No. 61/318,719 filed on Mar. 29, 2010; the entire content of which is herein incorporated by reference.
- 1. Field of the Invention
- The invention relates to a method for cleaning a low dielectric constant (low-k) dielectric film.
- 2. Description of Related Art
- As is known to those in the semiconductor art, interconnect delay is a major limiting factor in the drive to improve the speed and performance of integrated circuits (IC). One way to minimize interconnect delay is to reduce interconnect capacitance by using low dielectric constant (low-k) materials as the insulating dielectric for metal wires in the IC devices. Thus, in recent years, low-k materials have been developed to replace relatively high dielectric constant insulating materials, such as silicon dioxide. In particular, low-k films are being utilized for inter-level and intra-level dielectric layers between metal wires in semiconductor devices. Additionally, in order to further reduce the dielectric constant of insulating materials, material films are formed with pores, i.e., porous low-k dielectric films. Such low-k films can be deposited by a spin-on dielectric (SOD) method similar to the application of photo-resist, or by chemical vapor deposition (CVD). Thus, the use of low-k materials is readily adaptable to existing semiconductor manufacturing processes.
- Low-k materials are less robust than more traditional silicon dioxide, and the mechanical strength deteriorates further with the introduction of porosity. The porous low-k films can easily be damaged during plasma processing, thereby making desirable a mechanical strengthening process. It has been understood that enhancement of the material strength of porous low-k dielectrics is essential for their successful integration. Aimed at mechanical strengthening, alternative curing techniques are being explored to make porous low-k films more robust and suitable for integration.
- The curing of a polymer includes a process whereby a thin film deposited, for example, using spin-on or vapor deposition (such as chemical vapor deposition CVD) techniques, is treated in order to cause cross-linking within the film. During the curing process, free radical polymerization is understood to be the primary route for cross-linking. As polymer chains cross-link, mechanical properties, such as for example the Young's modulus, the film hardness, the fracture toughness and the interfacial adhesion, are improved, thereby improving the fabrication robustness of the low-k film.
- As there are various strategies to forming porous dielectric films with ultra low dielectric constant, the objectives of post-deposition treatments (curing) may vary from film to film, including for example the removal of moisture, the removal of solvents, the burn-out of porogens used to form the pores in the porous dielectric film, the improvement of the mechanical properties for such films, and so on.
- Low dielectric constant (low k) materials are conventionally thermally cured at a temperature in the range of 300 degrees C. to 400 degrees C. for CVD films. In some instances, furnace curing has been sufficient in producing strong, dense low-k films with a dielectric constant greater than approximately 2.5. However, when processing porous dielectric films (such as ultra low-k films) with a high level of porosity, the degree of cross-linking achievable with thermal treatment (or thermal curing) is no longer sufficient to produce films of adequate strength for a robust interconnect structure.
- During thermal curing, an appropriate amount of energy is delivered to the dielectric film without damaging the dielectric film. Within the temperature range of interest, however, only a small amount of free radicals can be generated. Only a small amount of thermal energy can actually be absorbed in the low-k films to be cured due to the thermal energy lost in the coupling of heat to the substrate and the heat loss in the ambient environment. Therefore, high temperatures and long curing times are required for typical low-k furnace curing. But even with a high thermal budget, the lack of initiator generation in the thermal curing and the presence of a large amount of methyl termination in the as-deposited low-k film can make it very difficult to achieve the desired degree of cross-linking.
- The invention relates to a method for treating a dielectric film on a substrate and, in particular, a method for cleaning a low-k dielectric film.
- According to an embodiment, a method of cleaning a dielectric film on a substrate is described. The method includes irradiating a region on a substrate containing one or more layers or structures with infrared (IR) radiation and optionally ultraviolet (UV) radiation to remove material or undesired residues from the one or more layers or structures. The method may optionally include exposing at least a portion of the region to a gas or vapor jet emanating from a gas nozzle along a jet axis in a direction towards the substrate.
- According to an embodiment, a process module for treating a substrate is described. The process module includes a process chamber, and a substrate holder coupled to the process chamber and configured to support a substrate. Further, the process module includes a radiation source coupled to the process chamber and configured to expose the substrate to electromagnetic (EM) radiation, wherein the radiation source comprises an infrared (IR) source arranged to produce a beam of IR radiation yielding a beam spot on the substrate. Further yet, the process module includes a gas injection system having a gas nozzle coupled to the process chamber and configured to produce a gas or vapor jet emanating from the gas nozzle along a jet axis in a direction towards the substrate and intersecting with the beam spot.
- In the accompanying drawings:
-
FIG. 1 illustrates a method of integrating a dielectric film on a substrate according to an embodiment; -
FIG. 2 illustrates a method of integrating a dielectric film on a substrate according to another embodiment; -
FIG. 3 illustrates a method of cleaning a substrate according to an embodiment; -
FIGS. 4A and 4B provide a schematic illustration of a method and system for cleaning a substrate according to additional embodiments; -
FIGS. 5A through 5D illustrate a method of cleaning a substrate according to yet additional embodiments; -
FIG. 6 illustrates a side view schematic representation of an exemplary transfer system for a treatment system according to an embodiment; -
FIG. 7 illustrates a top view schematic representation of the transfer system depicted inFIG. 6 ; -
FIG. 8 illustrates a side view schematic representation of another exemplary transfer system for a treatment system according to another embodiment; -
FIG. 9 illustrates a top view schematic representation of yet another exemplary transfer system for a treatment system according to another embodiment; -
FIG. 10 is a schematic cross-sectional view of a process module according to another embodiment; -
FIG. 11 is a schematic cross-sectional view of a process module according to another embodiment; -
FIG. 12 is a schematic cross-sectional view of a process module according to another embodiment; and -
FIG. 13 is a schematic cross-sectional view of a process module according to another embodiment. - Methods for integrating, patterning, treating, curing, and cleaning dielectric layers, including low-k dielectric films, on a substrate using electromagnetic (EM) radiation are described in various embodiments. One skilled in the relevant art will recognize that the various embodiments may be practiced without one or more of the specific details, or with other replacement and/or additional methods, materials, or components. In other instances, well-known structures, materials, or operations are not shown or described in detail to avoid obscuring aspects of various embodiments of the invention. Similarly, for purposes of explanation, specific numbers, materials, and configurations are set forth in order to provide a thorough understanding of the invention. Nevertheless, the invention may be practiced without specific details. Furthermore, it is understood that the various embodiments shown in the figures are illustrative representations and are not necessarily drawn to scale.
- Reference throughout this specification to “one embodiment” or “an embodiment” means that a particular feature, structure, material, or characteristic described in connection with the embodiment is included in at least one embodiment of the invention, but do not denote that they are present in every embodiment. Thus, the appearances of the phrases “in one embodiment” or “in an embodiment” in various places throughout this specification are not necessarily referring to the same embodiment of the invention. Furthermore, the particular features, structures, materials, or characteristics may be combined in any suitable manner in one or more embodiments. Various additional layers and/or structures may be included and/or described features may be omitted in other embodiments.
- “Substrate” as used herein generically refers to the object being processed in accordance with the invention. The substrate may include any material portion or structure of a device, particularly a semiconductor or other electronics device, and may, for example, be a base substrate structure, such as a semiconductor wafer or a layer on or overlying a base substrate structure such as a thin film. Thus, substrate is not intended to be limited to any particular base structure, underlying layer or overlying layer, patterned or unpatterned, but rather, is contemplated to include any such layer or base structure, and any combination of layers and/or base structures. The description below may reference particular types of substrates, but this is for illustrative purposes only and not limitation.
- The inventors recognized that alternative methods for treating a substrate, and in particular, treating a substrate having a low-k dielectric film, address some of the deficiencies of conventional curing methods, such as thermal curing, as well as conventional cleaning methods, such as plasma ashing and wet cleaning. For instance, alternative methods for curing and cleaning such films are more efficient in energy transfer, as compared to their conventional counterpart, and the higher energy levels found in the form of energetic particles, such as accelerated electrons, ions, or neutrals, or in the form of energetic photons, can easily excite electrons in a low-k dielectric film, thus efficiently breaking chemical bonds and dissociating side groups. These alternative methods may facilitate the generation of cross-linking initiators (free radicals) and can improve the energy transfer required in actual cross-linking. As a result, the degree of cross-linking can be increased at a reduced thermal budget.
- Additionally, the inventors have realized that, when film strength becomes a greater issue for the integration of low-k and ultra-low-k (ULK) dielectric films (dielectric constant less than approximately 2.5), alternative methods for curing and cleaning such films may improve the mechanical properties of such films. For example, electron beam (EB), ultraviolet (UV) radiation, infrared (IR) radiation and microwave (MW) radiation may be used to cure low-k films and ULK films in order to improve mechanical strength, while not sacrificing the dielectric property and film hydrophobicity.
- However, although EB, UV, IR and MW curing all have their own benefits, these techniques also have limitations. High energy curing sources such as EB and UV can provide high energy levels to generate more than enough cross-linking initiators (free radicals) for cross-linking, which leads to much improved mechanical properties under complementary substrate heating. On the other hand, electrons and UV photons can cause indiscriminate dissociation of chemical bonds, which may adversely degrade the desired physical and electrical properties of the film, such as loss of hydrophobicity, increased residual film stress, collapse of pore structure, film densification and increased dielectric constant. Furthermore, low energy curing sources, such as MW curing, can provide significant improvements mostly in the heat transfer efficiency, but in the meantime have side effects, such as for example arcing or transistor damage.
- Therefore, according to various embodiments, methods for integrating, patterning, treating, curing, and cleaning dielectric layers, including low-k dielectric films, on a substrate using EM radiation are disclosed. Referring now to the drawings wherein like reference numerals designate corresponding parts throughout the several views,
FIG. 1 provides aflow chart 1 illustrating a method for integrating a dielectric film on a substrate according to an embodiment. Furthermore, apictorial view 20 of a method of integrating a dielectric film on a substrate is illustrated inFIG. 2 . - The method illustrated in
flow chart 1 begins in step 11 (pictorial view 21) with preparing adielectric film 32 on asubstrate 30, wherein thedielectric film 32 is a low-k dielectric film having a dielectric constant less than or equal to a value of 4.Substrate 30 may be a semiconductor, a metallic conductor, or any other substrate to which thedielectric film 32 is to be formed upon. -
Dielectric film 32 may have a dielectric constant value (before drying and/or curing, or after drying and/or curing, or both) less than the dielectric constant of SiO2, which is about 4 (e.g., the dielectric constant for thermal silicon dioxide can range from about 3.8 to 3.9). In various embodiments of the invention, thedielectric film 32 may have a dielectric constant (before drying and/or curing, or after drying and/or curing, or both) of less than about 3.0, a dielectric constant of less than about 2.5, a dielectric constant of less than about 2.2, or a dielectric constant of less than about 1.7. - The
dielectric film 32 may be described as a low dielectric constant (low-k) film or an ultra-low-k film. Thedielectric film 32 may include at least one of an organic, inorganic, and inorganic-organic hybrid material. Additionally, thedielectric film 32 may be porous or non-porous. - The
dielectric film 32 may, for instance, include a single phase or dual phase porous low-k film that includes a structure-forming material and a pore-generating material. The structure-forming material may include an atom, a molecule, or fragment of a molecule that is derived from a structure-forming precursor. The pore-generating material may include an atom, a molecule, or fragment of a molecule that is derived from a pore-generating precursor (e.g., porogen). The single phase or dual phase porous low-k film may have a higher dielectric constant prior to removal of the pore-generating material than following the removal of the pore-generating material. - The forming of a single phase porous low-k film may include depositing a structure-forming molecule having a pore-generating molecular side group weakly bonded to the structure-forming molecule on a surface of a substrate. For example, a single-phase material may include a silicon oxide-based matrix having terminal organic side groups that inhibit cross-linking during a curing process to create small voids (or pores). Additionally, the forming of a dual phase porous low-k film may include co-polymerizing a structure-forming molecule and a pore-generating molecule on a surface of a substrate. For example, a dual-phase material may include a silicon oxide-based matrix having inclusions of organic material (e.g., a porogen) that is decomposed and evaporated during a curing process.
- Additionally, the
dielectric film 32 may have moisture, water, solvent, and/or other contaminants which cause the dielectric constant to be higher prior to drying and/or curing than following drying and/or curing. - The
dielectric film 32 may be formed using chemical vapor deposition (CVD) techniques, or spin-on dielectric (SOD) techniques such as those offered in the Clean Track ACT 8 SOD andACT 12 SOD coating systems commercially available from Tokyo Electron Limited (TEL). The Clean Track ACT 8 (200 mm) and ACT 12 (300 mm) coating systems provide coat, bake, and cure tools for SOD materials. The track system can be configured for processing substrate sizes of 100 mm, 200 mm, 300 mm, and greater. Other systems and methods for forming a film on a substrate as known to those skilled in the art of both spin-on dielectric technology and CVD dielectric technology are suitable for the invention. - In 12 and in
pictorial view 22, a preliminary curing process is performed ondielectric film 32 to at least partially curedielectric film 32 to produce soft-cureddielectric film 32A. The preliminary curing process may precede any patterning of thedielectric film 32, and may include a thermal curing process, an infrared (IR) curing process, or an ultraviolet (UV) curing process, or any combination of two or more thereof. Additionally, the preliminary curing process may be performed at a first substrate temperature. As an example, the preliminary curing process may cause preliminary cross-linking to assist in relieving stress in thedielectric film 32 during subsequent curing step(s). Furthermore, for example, the preliminary curing process may cause reduction in damage incurred during subsequent patterning via etch processes and/or cleaning processes. - In one embodiment, the preliminary curing process includes soft-curing the
dielectric film 32 using UV radiation with optional IR radiation and optional thermal heating. - During the preliminary curing process, the UV exposure may comprise a plurality of UV exposures, wherein each UV exposure may or may not include a different intensity, power, power density, exposure times, or wavelength range, or any combination of two or more thereof. Additionally, the IR exposure may comprise a plurality of IR exposures, wherein each IR exposure may or may not include a different intensity, power, power density, exposure times, or wavelength range, or any combination of two or more thereof. Furthermore, the UV exposure and the IR exposure may be performed either sequentially or in parallel.
- During the UV exposure, or the IR exposure, or both,
dielectric film 32 may be heated by elevating the substrate temperature ofsubstrate 30 to the first substrate temperature, wherein the first substrate temperature ranges from about 100 degrees C. (Celsius, or Centigrade) to about 600 degrees C. Alternatively, the first substrate temperature ranges from about 100 degrees C. to about 500 degrees C. Alternatively, the first substrate temperature ranges from about 100 degrees C. to about 300 degrees C. Substrate thermal heating may be performed by conductive heating, convective heating, or radiative heating, or any combination of two or more thereof. For example, the substrate temperature may be increased by elevating the temperature of a substrate holder in contact withsubstrate 30. - Additionally, thermal heating of
substrate 30 may take place before UV exposure, during UV exposure, or after UV exposure, or any combination of two or more thereof. Additionally yet, thermal heating may take place before IR exposure, during IR exposure, or after IR exposure, or any combination of two or more thereof. Thermal heating may be performed by conductive heating, convective heating, or radiative heating, or any combination of two or more thereof. - Prior to UV and/or IR exposure, a drying process may be performed to remove, or partially remove, one or more contaminants in the
dielectric film 32, including, for example, moisture, water, solvent, pore-generating material, residual pore-generating material, pore-generating molecules, fragments of pore-generating molecules, or any other contaminant that may interfere with the preliminary curing process. - The exposure of the
dielectric film 32 to UV radiation may include exposing thedielectric film 32 to UV radiation from one or more UV lamps, one or more UV LEDs (light-emitting diodes), or one or more UV lasers, or a combination of two or more thereof. The UV radiation may be continuous or pulsed. The UV radiation may be broad band or narrow band. The UV radiation may include UV emission ranging in wavelength from approximately 100 nanometers (nm) to approximately 600 nm. Alternatively, the UV radiation may range in wavelength from approximately 150 nm to approximately 400 nm. Alternatively, the UV radiation may range in wavelength from approximately 200 nm to approximately 350 nm. Alternatively, the UV radiation may range in wavelength from approximately 150 nm to approximately 250 nm. Alternatively, the UV radiation may range in wavelength from approximately 170 nm to approximately 240 nm. Alternatively, the UV radiation may range in wavelength from approximately 200 nm to approximately 250 nm. - The exposure of the
dielectric film 32 to IR radiation may include exposing thedielectric film 32 to IR radiation from one or more IR lamps, one or more IR LEDs (light emitting diodes), or one or more IR lasers, or a combination of two or more thereof. The IR radiation may be continuous or pulsed. The IR radiation may be broad band or narrow band. For example, the IR radiation may contain substantially monochromatic electromagnetic (EM) radiation having a narrow band of wavelengths. The IR radiation may include IR emission ranging in wavelength from approximately 1 micron to approximately 25 microns. Alternatively, the IR radiation may range in wavelength from approximately 2 microns to approximately 20 microns. Alternatively, the IR radiation may range in wavelength from approximately 8 microns to approximately 14 microns. Alternatively, the IR radiation may range in wavelength from approximately 8 microns to approximately 12 microns. Alternatively, the IR radiation may range in wavelength from approximately 9 microns to approximately 10 microns. - The inventors have recognized that the energy level (hv) delivered can be varied during different stages of the preliminary curing process. The preliminary curing process may include mechanisms for the removal of moisture and/or contaminants, the removal of pore-generating material, the decomposition of pore-generating material, the generation of cross-linking initiators, the cross-linking of the dielectric film, and the diffusion of the cross-linking initiators. Each mechanism may require a different energy level and rate at which energy is delivered to the dielectric film.
- For instance, during the removal of pore-generating material, the removal process may be facilitated by photon absorption at IR wavelengths. The inventors have discovered that IR exposure assists the removal of pore-generating material more efficiently than thermal heating or UV exposure.
- Additionally, for instance, during the removal of pore-generating material, the removal process may be assisted by decomposition of the pore-generating material. The removal process may include IR exposure that is complemented by UV exposure. The inventors have discovered that UV exposure may assist a removal process having IR exposure by dissociating bonds between pore-generating material (e.g., pore-generating molecules and/or pore-generating molecular fragments) and the structure-forming material. For example, the removal and/or decomposition processes may be assisted by photon absorption at UV wavelengths (e.g., about 300 nm to about 450 nm).
- Furthermore, for instance, during the generation of cross-linking initiators, the initiator generation process may be facilitated by using photon and phonon induced bond dissociation within the structure-forming material. The inventors have discovered that the initiator generation process may be facilitated by UV exposure. For example, bond dissociation can require energy levels having a wavelength less than or equal to approximately 300 to 400 nm.
- Further yet, for instance, during cross-linking, the cross-linking process can be facilitated by thermal energy sufficient for bond formation and reorganization. The inventors have discovered that cross-linking may be facilitated by IR exposure or thermal heating or both. For example, bond formation and reorganization may require energy levels having a wavelength of approximately 9 microns which, for example, corresponds to the main absorbance peak in siloxane-based organosilicate low-k materials.
- In 13 and in
pictorial view 23, a pattern is formed in the soft-cureddielectric film 32A using a lithographic process and an etching process. The lithographic process includes preparing the pattern in a layer of radiation-sensitive material, such as photo-resist, using an image exposure and developing sequence. For example, the pattern may include a trench or line pattern, or a via or hole pattern, or a combination thereof. The pattern is transferred to an underlying hard mask layer orcap layer 34 and, thereafter, to the soft-cureddielectric film 32A using one or more etch processes. The one or more etch processes may include dry and/or wet etch processes. For example, the one or more etch processes may include dry plasma and/or dry non-plasma etch processes. - In 14 and in
pictorial view 24, undesired residues, such assurface residue 35, is removed from thesubstrate 30 to produce reducedresidue 35A on the exposed surface of soft-cureddielectric film 32A. The exposed surface having reducedresidue 35A may also exhibit reduced damage. As an example, the undesired residues may include surface adsorbates, particulates, moisture, etch residue, undesired carbon-containing residue, amorphous carbon-containing residue, hydrocarbon-containing residue, fluorocarbon-containing residue, halogen-containing residue, or polymer-containing residue, or any combination of two or more thereof. - During the patterning of
dielectric film 32, or soft-cureddielectric film 32A, including ultra low-k dielectric films (i.e., dielectric films having a dielectric constant k less than or equal to a value of 2.5), the one or more etch processes utilized to perform the patterning ofdielectric film 32 may cause damage to thedielectric film 32, or soft-cureddielectric film 32A, including degradation of the dielectric constant k, the surface roughness, and the hydrophilicity of thedielectric film 32, among others. Furthermore, during removal of the one or more mask layers utilized in the patterning ofdielectric film 32, or soft-cureddielectric film 32A, using an ashing process, such as a plasma ashing process, and/or a wet cleaning process, additional degradation and/or damage, including additional accumulation of surface adsorbates, may be incurred. Further yet, during the preparation of a low dielectric constant k fordielectric film 30, or soft-cureddielectric film 32A, increased carbon content is desirable. However, when the carbon content is increased using a plasma enhanced chemical vapor deposition (PECVD) process, unintended amorphous carbon residue with a relatively high dielectric constant k remains which is difficult to remove. This amorphous carbon-containing residue prevents further reduction of the dielectric constant k. - Therefore, the removal of undesired residues may include: (1) stripping one or more mask layers, such as photo-resist or photo-resist residue, utilized during the patterning of
dielectric film 32, or soft-cureddielectric film 32A; (2) cleaning one or more exposed surfaces ofdielectric film 32, or soft-cureddielectric film 32A, to remove any of the aforementioned undesired residues or surface adsorbates, including moisture, etch residue, halogen-containing residue, fluorocarbon-containing residue, hydrocarbon-containing residue, etc.; (3) dehydrating one or more exposed surfaces ofdielectric film 32, or soft-cureddielectric film 32A; (4) reducing the dielectric constant k ofdielectric film 32, or soft-cureddielectric film 32A, with the removal of unintended amorphous carbon-containing residue; or (5) performing one or more stripping and/or cleaning processes without degrading and/or further damagingdielectric film 32, or soft-cureddielectric film 32A, or (6) performing any combination of two or more thereof. - In one embodiment, the undesired residues may be removed using a dry EM radiation cleaning process by irradiating
substrate 30 containing the pattern in thedielectric film 32, or soft-cureddielectric film 32A, with IR radiation and optionally UV radiation. As will be discussed in greater detail below, undesired residues may be removed fromsubstrate 30 by irradiatingsubstrate 30 with a beam of IR radiation coupled with an optional exposure to UV radiation and/or an optional exposure to a gas or vapor jet emanating from a nozzle along a jet axis in a direction towardssubstrate 30, wherein the gas or vapor jet may be reactive or non-reactive withsubstrate 30. Furthermore, the removal of undesired residues may includeheating substrate 30 to a substrate temperature ranging from about 20 degrees C. to about 250 degrees C. - The inventors believe that IR radiation, such as far IR emission, may be absorbed strongly in the patterned dielectric films, and/or typical surface adsorbates, such as hydrocarbon-containing material and fluorocarbon-containing material. Additionally, it is believed that the thermophoretic force resulting from the temperature gradient ensuing from EM radiation may assist in the removal of surface adsorbates and particulates. Furthermore, it is believed that UV radiation may assist in the scission of chemical bonds typical in surface adsorbates, such as photo-resist, hydrocarbon-containing material, and fluorocarbon-containing material, thus, facilitating the desorption process.
- In another embodiment, the undesired residues may be removed using a dry EM radiation cleaning process, as described above, coupled with a reduced ashing process, such as a reduced plasma ashing process. The reduced ashing process may be utilized to remove, at least in part, undesired residues. For example, the reduced ashing process may include a process condition, such as a plasma process condition, that causes reduced damage to the
dielectric film 32, or soft-cureddielectric film 32A. The process condition may include a reduced ashing time, a reduced plasma power, a reduced chemistry (e.g., less aggressive chemistry, or less damaging chemistry), or any combination thereof. - In yet another embodiment, the undesired residues may be removed using an ashing process, or a wet cleaning process, or both. For example, the ashing process may include a dry plasma ashing process. Additionally, for example, the wet cleaning process may include immersing
substrate 30 in a wet cleaning solution, such as an aqueous HF solution. - In
pictorial view 25, an optional silylation process may be performed following the removing of undesired residues in 14 (pictorial view 24), and preceding a final curing process to producesilylated surface layer 35B. The silylation process includes the introduction of a silyl group to thedielectric film 32, or soft-cureddielectric film 32A, to serve as a protecting group for planarization, healing, and/or sealing of the exposed surface of thedielectric film 32, or soft-cureddielectric film 32A. - In one embodiment, the silylation process may include introducing a silane compound, a silazane compound, HMDS, or TMCS, or any combination of two or more thereof. The silylation may further include maintaining
substrate 30 at a substrate temperature between about 200 degrees C. and about 400 degrees C. In another embodiment, the silylation process may further include irradiatingsubstrate 30 with UV radiation. - In 15 and in
pictorial view 26, a final curing process is performed ondielectric film 32, or soft-cureddielectric film 32A, to at least additionally curedielectric film 32 to produce hard-cureddielectric film 32B. The final curing process may include a thermal curing process, an IR curing process, or a UV curing process, or any combination of two or more thereof. Additionally, the final curing process may be performed at a second substrate temperature. In one embodiment, the second substrate temperature exceeds the first substrate temperature. As an example, the final curing process may cause substantially complete cross-linking of thedielectric film 32, or soft-cureddielectric film 32A, to produce enhanced film properties including, for example, mechanical properties. - In one embodiment, the final curing process includes hard-curing the
dielectric film 32 using UV radiation with optional IR radiation and optional thermal heating. - During the final curing process, the UV exposure may comprise a plurality of UV exposures, wherein each UV exposure may or may not include a different intensity, power, power density, exposure times, or wavelength range, or any combination of two or more thereof. Additionally, the IR exposure may comprise a plurality of IR exposures, wherein each IR exposure may or may not include a different intensity, power, power density, exposure times, or wavelength range, or any combination of two or more thereof. Furthermore, the UV exposure and the IR exposure may be performed either sequentially or in parallel.
- During the UV exposure, or the IR exposure, or both,
dielectric film 32, or soft-cureddielectric film 32A, may be heated by elevating the substrate temperature ofsubstrate 30 to the first substrate temperature, wherein the first substrate temperature ranges from approximately 100 degrees C. to approximately 600 degrees C. Alternatively, the first substrate temperature ranges from approximately 100 degrees C. to approximately 500 degrees C. Alternatively, the first substrate temperature ranges from approximately 100 degrees C. to approximately 300 degrees C. Substrate thermal heating may be performed by conductive heating, convective heating, or radiative heating, or any combination of two or more thereof. For example, the substrate temperature may be increased by elevating the temperature of a substrate holder in contact withsubstrate 30. - Additionally, thermal heating of
substrate 30 may take place before UV exposure, during UV exposure, or after UV exposure, or any combination of two or more thereof. Additionally yet, thermal heating may take place before IR exposure, during IR exposure, or after IR exposure, or any combination of two or more thereof. Thermal heating may be performed by conductive heating, convective heating, or radiative heating, or any combination of two or more thereof. - Prior to UV and/or IR exposure, a drying process may be performed to remove, or partially remove, one or more contaminants in the
dielectric film 32, or the soft-cureddielectric film 32A, including, for example, moisture, water, solvent, pore-generating material, residual pore-generating material, pore-generating molecules, fragments of pore-generating molecules, or any other contaminant that may interfere with the final curing process. - The exposure of the
dielectric film 32, or the soft-cureddielectric film 32A, to UV radiation may include exposing thedielectric film 32, or the soft-cureddielectric film 32A, to UV radiation from one or more UV lamps, one or more UV LEDs (light-emitting diodes), or one or more UV lasers, or a combination of two or more thereof. The UV radiation may be continuous or pulsed. The UV radiation may be broad band or narrow band. The UV radiation may include UV emission ranging in wavelength from approximately 100 nanometers (nm) to approximately 600 nm. Alternatively, the UV radiation may range in wavelength from approximately 150 nm to approximately 400 nm. Alternatively, the UV radiation may range in wavelength from approximately 200 nm to approximately 350 nm. Alternatively, the UV radiation may range in wavelength from approximately 150 nm to approximately 250 nm. Alternatively, the UV radiation may range in wavelength from approximately 170 nm to approximately 240 nm. Alternatively, the UV radiation may range in wavelength from approximately 200 nm to approximately 250 nm. - The exposure of the
dielectric film 32, or the soft-cureddielectric film 32A, to IR radiation may include exposing thedielectric film 32, or the soft-cureddielectric film 32A, to IR radiation from one or more IR lamps, one or more IR LEDs (light emitting diodes), or one or more IR lasers, or a combination of two or more thereof. The IR radiation may be continuous or pulsed. The IR radiation may be broad band or narrow band. For example, the IR radiation may contain substantially monochromatic electromagnetic (EM) radiation having a narrow band of wavelengths. The IR radiation may include IR emission ranging in wavelength from approximately 1 micron to approximately 25 microns. Alternatively, the IR radiation may range in wavelength from approximately 2 microns to approximately 20 microns. Alternatively, the IR radiation may range in wavelength from approximately 8 microns to approximately 14 microns. Alternatively, the IR radiation may range in wavelength from approximately 8 microns to approximately 12 microns. Alternatively, the IR radiation may range in wavelength from approximately 9 microns to approximately 10 microns. - The inventors have recognized that the energy level (hv) delivered can be varied during different stages of the final curing process. The final curing process may include mechanisms for the removal of moisture and/or contaminants, the removal of pore-generating material, the decomposition of pore-generating material, the generation of cross-linking initiators, the cross-linking of the dielectric film, and the diffusion of the cross-linking initiators. Each mechanism may require a different energy level and rate at which energy is delivered to the dielectric film.
- For instance, during the removal of pore-generating material, the removal process may be facilitated by photon absorption at IR wavelengths. The inventors have discovered that IR exposure assists the removal of pore-generating material more efficiently than thermal heating or UV exposure.
- Additionally, for instance, during the removal of pore-generating material, the removal process may be assisted by decomposition of the pore-generating material. The removal process may include IR exposure that is complemented by UV exposure. The inventors have discovered that UV exposure may assist a removal process having IR exposure by dissociating bonds between pore-generating material (e.g., pore-generating molecules and/or pore-generating molecular fragments) and the structure-forming material. For example, the removal and/or decomposition processes may be assisted by photon absorption at UV wavelengths (e.g., about 300 nm to about 450 nm).
- Furthermore, for instance, during the generation of cross-linking initiators, the initiator generation process may be facilitated by using photon and phonon induced bond dissociation within the structure-forming material. The inventors have discovered that the initiator generation process may be facilitated by UV exposure. For example, bond dissociation can require energy levels having a wavelength less than or equal to approximately 300 to 400 nm.
- Further yet, for instance, during cross-linking, the cross-linking process can be facilitated by thermal energy sufficient for bond formation and reorganization. The inventors have discovered that cross-linking may be facilitated by IR exposure or thermal heating or both. For example, bond formation and reorganization may require energy levels having a wavelength of approximately 9 microns which, for example, corresponds to the main absorbance peak in siloxane-based organosilicate low-k materials.
- Furthermore, the patterned, hard-cured
dielectric film 32B may optionally be post-treated in a post-treatment system configured to modify the hard-cureddielectric film 32B. For example, post-treatment may include thermal heating the hard-cureddielectric film 32B. Alternatively, for example, post-treatment may include spin coating or vapor depositing another film on the hard-cureddielectric film 32B in order to promote adhesion for subsequent films or improve hydrophobicity. Alternatively, for example, adhesion promotion may be achieved in a post-treatment system by lightly bombarding the hard-cureddielectric film 32B with ions. Moreover, the post-treatment may comprise performing one or more of depositing another film on the hard-cureddielectric film 32B, cleaning the hard-cureddielectric film 32B, or exposing the hard-cureddielectric film 32B to plasma. - Referring now to
FIG. 3 , aflow chart 4 illustrating a method for cleaning a substrate is provided according to an embodiment. Furthermore, systems and methods for cleaning a substrate are illustrated inFIGS. 4A , 4B, and 5A through 5D. - As illustrated in
FIGS. 3 , 4A, 4B, and 5A-5D, the method illustrated inflow chart 4 begins in 41 with irradiating aregion 62 on asubstrate 50 containing one or more layers orstructures 60A-D with infrared (IR) radiation and optionally ultraviolet (UV) radiation to remove material orundesired residues 65A-D from the one or more layers orstructures 60A-D. As an example, the undesired residues may include surface adsorbates, particulates, moisture, etch residue, undesired carbon-containing residue, amorphous carbon-containing residue, hydrocarbon-containing residue, fluorocarbon-containing residue, halogen-containing residue, or polymer-containing residue, or any combination of two or more thereof. - The one or more layers or
structures 60A-60D may include a low-k layer, an ultra low-k layer, a photo-resist layer, an anti-reflective coating (ARC) layer, an organic planarization layer (OPL), a soft mask layer, or a hard mask layer, or any combination of two or more thereof. Furthermore, the one or more layers orstructures 60A-60D may include an un-patterned, blanket layer or structure, or the one or more layers orstructures 60A-60D may include a patterned layer or structure, as shown inFIGS. 5A through 5D . For example, the patterned layer or structure may be formed using lithographic and/or etching processes. Additionally, for example, the patterned layer or structure may be formed using a patterned mask layer and an etching process. - The IR radiation may include a beam of
IR radiation 52 emitted from anIR source 51 yielding abeam spot 53 onsubstrate 50. TheIR source 51 may include one or more IR lamps, one or more IR LEDs (light emitting diodes), or one or more IR lasers, or a combination of two or more thereof. The IR radiation may be continuous or pulsed. The IR radiation may be broad band or narrow band. For example, the IR radiation may contain substantially monochromatic electromagnetic (EM) radiation having a narrow band of wavelengths. The IR radiation may include IR emission ranging in wavelength from approximately 1 micron to approximately 25 microns. Alternatively, the IR radiation may range in wavelength from approximately 2 microns to approximately 20 microns. Alternatively, the IR radiation may range in wavelength from approximately 8 microns to approximately 14 microns. Alternatively, the IR radiation may range in wavelength from approximately 8 microns to approximately 12 microns. Alternatively, the IR radiation may range in wavelength from approximately 9 microns to approximately 10 microns. A spectral content for the IR radiation may be selected to cause absorption in at least a portion of remnants of the one or more layers orstructures 60A-60D, or at least a portion of the material or undesired residues to be removed. - The UV source (not shown) may include one or more UV lamps, one or more UV LEDs (light-emitting diodes), or one or more UV lasers, or a combination of two or more thereof. The UV radiation may be continuous or pulsed. The UV radiation may be broad band or narrow band. The UV radiation may include UV emission ranging in wavelength from approximately 100 nanometers (nm) to approximately 600 nm. Alternatively, the UV radiation may range in wavelength greater than approximately 250 nm.
- The IR exposure and the UV exposure may be performed either sequentially or in parallel. For example, the irradiating may include IR irradiation simultaneous with UV radiation, preceded by UV radiation, or followed by UV irradiation, or any combination of two or more thereof.
- During the IR exposure, or the UV exposure, or both, the one or more layers or
structures 60A-D may be heated by elevating the substrate temperature ofsubstrate 50 to a temperature ranging from approximately 20 degrees C. to approximately 250 degrees C. For example, the substrate temperature may be increased by elevating the temperature of a substrate holder in contact withsubstrate 50. - Additionally, thermal heating of
substrate 50 may take place before IR exposure, during IR exposure, or after IR exposure, or any combination of two or more thereof. Additionally yet, thermal heating may take place before UV exposure, during UV exposure, or after UV exposure, or any combination of two or more thereof. Thermal heating may be performed by conductive heating, convective heating, or radiative heating, or any combination of two or more thereof. - In 42, at least a portion of
region 62 is exposed to a gas or vapor jet (56, 56′) emanating from agas nozzle 55 along a jet axis (57, 57′) in a direction towardssubstrate 50. For example, the jet axis (57, 57′) may intersect with thebeam spot 53 onsubstrate 50. The gas or vapor jet (56, 56′) may be selected to be reactive or non-reactive with at least a portion ofregion 62. Further, the gas or vapor jet (56, 56′) may contain He, Ne, Ar, Kr, Xe, N2, H2, NH3, CO, CO2, or O2, or any combination of two or more thereof. For example, oxygen-containing gases may combine with carbon to produce volatile byproducts, such as CO or CO2. - In an example, a cleaning process is schematically illustrated in
FIG. 5A . The cleaning process includes irradiating one or more layers orstructures 60A containing a patterned low-k dielectric material 63 withIR radiation 67 assisted byUV radiation 68 to remove photo-resistlayer 64A and photo-resistresidue 65A on the sidewalls of patterned low-k dielectric material 63. As a result, the cleaning process produces one or more cleaned layers orstructures 61A having reduced photo-resist 66A and/or photo-resist related damage. The inventors believe that UV radiation having UV emission greater than about 300 nm (although not limited to this wavelength range) may selectively graft polymer adsorbates at low substrate temperature, while absorption of IR radiation may assist the desorption of volatile polymer residue on exposed surfaces of the low-k dielectric material. As described above, the cleaning process may be further coupled with a reduced (e.g., less aggressive) ashing process. - In another example, a cleaning process is schematically illustrated in
FIG. 5B . The cleaning process includes irradiating one or more layers orstructures 60B containing a patterned low-k dielectric material 63 and patterned hard mask/cap material 64B withIR radiation 67 assisted byUV radiation 68 to remove photo-resistresidue 65B on the sidewalls of patterned low-k dielectric material 63. As a result, the cleaning process produces one or more cleaned layers orstructures 61B having reduced photo-resist 66B and/or photo-resist related damage. The inventors believe that UV radiation having UV emission greater than about 300 nm (although not limited to this wavelength range) may selectively graft polymer adsorbates at low substrate temperature, while absorption of IR radiation may assist the desorption of volatile polymer residue on exposed surfaces of the low-k dielectric material. As described above, the cleaning process may be further coupled with a reduced (e.g., less aggressive) ashing process. - In another example, a cleaning process is schematically illustrated in
FIG. 5C . The cleaning process includes irradiating one or more layers orstructures 60C containing a patterned low-k dielectric material 63 and patterned hard mask/cap material 64C withIR radiation 67 to removemoisture 65C on the sidewalls of patterned low-k dielectric material 63. As a result, the cleaning process produces one or more cleaned layers orstructures 61C having reducedmoisture 66C and/or moisture related damage. The inventors believe that IR radiation may selectively heat the low-k dielectric material to remove moisture. - In another example, a cleaning process is schematically illustrated in
FIG. 5D . The cleaning process includes irradiating one or more layers orstructures 60D containing a patterned low-k dielectric material 63 and patterned soft mask/hard mask/cap material 64D withIR radiation 67 to removeamorphous carbon 65D on the sidewalls of patterned low-k dielectric material 63. As a result, the cleaning process produces one or more cleaned layers orstructures 61D having reducedamorphous carbon 66D and/or amorphous carbon related damage. Additionally or alternatively, the cleaning process may include UV radiation. The inventors believe that IR and/or UV radiation may efficiently remove amorphous carbon to reduce dielectric constant k. Furthermore, the inventors believe that subsequent UV-induced silylation is more effectively applied following the IR and/or UV exposure in the cleaning process. - According to one embodiment,
FIGS. 6 and 7 provide a side view and top view, respectively, of aprocess platform 100 for treating a dielectric film on a substrate. Theprocess platform 100 includes afirst process module 110 and asecond process module 120. Thefirst process module 110 may include a curing system, a cleaning system, a surface modification system, or a drying system. Thesecond process module 120 may include a curing system, a cleaning system, a surface modification system, or a drying system. - The drying system may be configured to remove, or reduce to sufficient levels, one or more contaminants, pore-generating materials, and/or cross-linking inhibitors in the dielectric film, including, for example, moisture, water, solvent, contaminants, pore-generating material, residual pore-generating material, a weakly bonded side group to the structure-forming material, pore-generating molecules, fragments of pore-generating molecules, cross-linking inhibitors, fragments of cross-linking inhibitors, or any other contaminant that may interfere with a curing process performed in the curing system.
- For example, a sufficient reduction of a specific contaminant present within the dielectric film, from prior to the drying process to following the drying process, can include a reduction of approximately 10% to approximately 100% of the specific contaminant. The level of contaminant reduction may be measured using Fourier transform infrared (FTIR) spectroscopy, or mass spectroscopy. Alternatively, for example, a sufficient reduction of a specific contaminant present within the dielectric film can range from approximately 50% to approximately 100%. Alternatively, for example, a sufficient reduction of a specific contaminant present within the dielectric film can range from approximately 80% to approximately 100%.
- Referring still to
FIG. 6 , the curing system may be configured to perform the preliminary curing process, or the final curing process, or both. Additionally, the curing system may be configured to cure the dielectric film by causing or partially causing cross-linking within the dielectric film in order to, for example, improve the mechanical properties of the dielectric film. Furthermore, the curing system may be configured to cure the dielectric film by causing or partially causing cross-link initiation, removal of pore-generating material, decomposition of pore-generating material, etc. The curing system can include one or more radiation sources configured to expose the substrate having the dielectric film to EM radiation at multiple EM wavelengths. For example, the one or more radiation sources can include an IR radiation source and a UV radiation source. The exposure of the substrate to UV radiation and IR radiation may be performed simultaneously, sequentially, or partially over-lapping one another. During sequential exposure, the exposure of the substrate to UV radiation can, for instance, precede the exposure of the substrate to IR radiation or follow the exposure of the substrate to IR radiation or both. Additionally, during sequential exposure, the exposure of the substrate to IR radiation can, for instance, precede the exposure of the substrate to UV radiation or follow the exposure of the substrate to UV radiation or both. - For example, the IR radiation can include an IR radiation source ranging from approximately 1 micron to approximately 25 microns. Additionally, for example, the IR radiation may range from about 2 microns to about 20 microns, or from about 8 microns to about 14 microns, or from about 8 microns to about 12 microns, or from about 9 microns to about 10 microns. Additionally, for example, the UV radiation can include a UV wave-band source producing radiation ranging from approximately 100 nanometers (nm) to approximately 600 nm. Furthermore, for example, the UV radiation may range from about 150 nm to about 400 nm, or from about 150 nm to about 300 nm, or from about 170 to about 240 nm, or from about 200 nm to about 240 nm.
- Alternatively, the
first process module 110 may comprise a first curing system configured to expose the substrate to UV radiation, and thesecond process module 120 may comprise a second curing system configured to expose the substrate to IR radiation. - IR exposure of the substrate can be performed in the
first process module 110, or thesecond process module 120, or a separate process module (not shown). - Referring still to
FIG. 6 , the cleaning system may be configured to perform the removal of undesired residues. For example, the cleaning system may include any one of the systems described inFIGS. 4A and 4B . - Also, as illustrated in
FIGS. 6 and 7 , atransfer system 130 can be coupled to thesecond process module 120 in order to transfer substrates into and out of thefirst process module 110 and thesecond process module 120, and exchange substrates with amulti-element manufacturing system 140.Transfer system 130 may transfer substrates to and from thefirst process module 110 and thesecond process module 120 while maintaining a vacuum environment. - The first and
second process modules transfer system 130 can, for example, include aprocessing element 102 within themulti-element manufacturing system 140. Thetransfer system 130 may comprise adedicated substrate handler 160 for moving a one or more substrates between thefirst process module 110, thesecond process module 120, and themulti-element manufacturing system 140. For example, thededicated substrate handler 160 is dedicated to transferring the one or more substrates between the process modules (first process module 110 and second process module 120), and themulti-element manufacturing system 140; however, the embodiment is not so limited. - For example, the
multi-element manufacturing system 140 may permit the transfer of substrates to and from processing elements including such devices as etch systems, deposition systems, coating systems, patterning systems, metrology systems, etc. As an example, the deposition system may include one or more vapor deposition systems, each of which is configured to deposit a dielectric film on a substrate, wherein the dielectric film comprises a porous dielectric film, a non-porous dielectric film, a low dielectric constant (low-k) film, or an ultra low-k film. In order to isolate the processes occurring in the first and second systems, anisolation assembly 150 can be utilized to couple each system. For instance, theisolation assembly 150 can include at least one of a thermal insulation assembly to provide thermal isolation, and a gate valve assembly to provide vacuum isolation. The first andsecond process modules transfer system 130 can be placed in any sequence. -
FIG. 7 presents a top-view of theprocess platform 100 illustrated inFIG. 6 for processing one or more substrates. In this embodiment, asubstrate 142 is processed in the first andsecond process modules FIG. 7 , two or more substrates may be processed in parallel in each process module. - Referring still to
FIG. 7 , theprocess platform 100 may comprise afirst process element 102 and asecond process element 104 configured to extend from themulti-element manufacturing system 140 and work in parallel with one another. As illustrated inFIGS. 6 and 7 , thefirst process element 102 may comprisefirst process module 110 andsecond process module 120, wherein atransfer system 130 utilizes thededicated substrate handler 160 to movesubstrate 142 into and out of thefirst process element 102. - Alternatively,
FIG. 8 presents a side-view of aprocess platform 200 for processing one or more substrates according to another embodiment.Process platform 200 may be configured for treating a dielectric film on a substrate. - The
process platform 200 comprises afirst process module 210, and asecond process module 220, wherein thefirst process module 210 is stacked atop thesecond process module 220 in a vertical direction as shown. Thefirst process module 210 may comprise a curing system, and thesecond process module 220 may comprise a drying system. Alternatively, thefirst process module 210 may comprise a first curing system configured to expose the substrate to UV radiation, and thesecond process module 220 may comprise a second curing system configured to expose the substrate to IR radiation. - Also, as illustrated in
FIG. 8 , atransfer system 230 may be coupled to thefirst process module 210, in order to transfer substrates into and out of thefirst process module 210, and coupled to thesecond process module 220, in order to transfer substrates into and out of thesecond process module 220. Thetransfer system 230 may comprise adedicated handler 260 for moving one or more substrates between thefirst process module 210, thesecond process module 220 and themulti-element manufacturing system 240. Thehandler 260 may be dedicated to transferring the substrates between the process modules (first process module 210 and second process module 220) and themulti-element manufacturing system 240; however, the embodiment is not so limited. - Additionally,
transfer system 230 may exchange substrates with one or more substrate cassettes (not shown). Although only two process modules are illustrated inFIG. 8 , other process modules can accesstransfer system 230 ormulti-element manufacturing system 240 including such devices as etch systems, deposition systems, coating systems, patterning systems, metrology systems, etc. As an example, the deposition system may include one or more vapor deposition systems, each of which is configured to deposit a dielectric film on a substrate, wherein the dielectric film comprises a porous dielectric film, a non-porous dielectric film, a low dielectric constant (low-k) film, or an ultra low-k film. Anisolation assembly 250 can be used to couple each process module in order to isolate the processes occurring in the first and second process modules. For instance, theisolation assembly 250 may comprise at least one of a thermal insulation assembly to provide thermal isolation, and a gate valve assembly to provide vacuum isolation. Additionally, for example, thetransfer system 230 can serve as part of theisolation assembly 250. - According to another embodiment,
FIG. 9 presents a top view of aprocess platform 300 for processing a plurality ofsubstrates 342.Process platform 300 may be configured for treating a dielectric film on a substrate. - The
process platform 300 comprises afirst process module 310, asecond process module 320, and an optionalauxiliary process module 370 coupled to afirst transfer system 330 and an optionalsecond transfer system 330′. Thefirst process module 310 may comprise a curing system, and thesecond process module 320 may comprise a drying system. Alternatively, thefirst process module 310 may comprise a first curing system configured to expose thesubstrate 342 to UV radiation, and thesecond process module 320 may comprise a second curing system configured to expose thesubstrate 342 to IR radiation. - Also, as illustrated in
FIG. 9 , thefirst transfer system 330 and the optionalsecond transfer system 330′ are coupled to thefirst process module 310 and thesecond process module 320, and configured to transfer one ormore substrates 342 in and out of thefirst process module 310 and thesecond process module 320, and also to exchange one ormore substrates 342 with amulti-element manufacturing system 340. Themulti-element manufacturing system 340 may comprise a load-lock element to allow cassettes ofsubstrates 342 to cycle between ambient conditions and low pressure conditions. - The first and
second treatment systems second transfer systems multi-element manufacturing system 340. Thetransfer system 330 may comprise a firstdedicated handler 360 and the optionalsecond transfer system 330′ comprises an optional seconddedicated handler 360′ for moving one ormore substrates 342 between thefirst process module 310, thesecond process module 320, the optionalauxiliary process module 370 and themulti-element manufacturing system 340. - In one embodiment, the
multi-element manufacturing system 340 may permit the transfer ofsubstrates 342 to and from processing elements including such devices as etch systems, deposition systems, coating systems, patterning systems, metrology systems, etc. Furthermore, themulti-element manufacturing system 340 may permit the transfer ofsubstrates 342 to and from theauxiliary process module 370, wherein theauxiliary process module 370 may include an etch system, a deposition system, a coating system, a patterning system, a metrology system, etc. As an example, the deposition system may include one or more vapor deposition systems, each of which is configured to deposit a dielectric film on asubstrate 342, wherein the dielectric film comprises a porous dielectric film, a non-porous dielectric film, a low dielectric constant (low-k) film, or an ultra low-k film. - In order to isolate the processes occurring in the first and second process modules, an
isolation assembly 350 is utilized to couple each process module. For instance, theisolation assembly 350 may comprise at least one of a thermal insulation assembly to provide thermal isolation and a gate valve assembly to provide vacuum isolation. Of course,process modules transfer systems - Referring now to
FIG. 10 , aprocess module 400 configured to treat a dielectric film on a substrate is shown according to another embodiment. As an example, theprocess module 400 may be configured to cure a dielectric film. As another example, theprocess module 400 may be configured to clean a dielectric film. As yet another example, theprocess module 400 may be configured to modify a surface on a dielectric film.Process module 400 includes aprocess chamber 410 configured to produce a clean, contaminant-free environment for curing, cleaning, and/or modifying asubstrate 425 resting onsubstrate holder 420.Process module 400 further includes aradiation source 440 configured to exposesubstrate 425 having the dielectric film to EM radiation. - The EM radiation is dedicated to a specific radiation wave-band, and includes single, multiple, narrow band, or broad band EM wavelengths within that specific radiation wave-band. For example, the
radiation source 440 can include an IR radiation source configured to produce EM radiation in the IR spectrum. Alternatively, for example, theradiation source 440 can include a UV radiation source configured to produce EM radiation in the UV spectrum. In this embodiment, IR treatment and UV treatment ofsubstrate 425 can be performed in a separate process modules. - The IR radiation source may include a broad band IR source (e.g., polychromatic), or may include a narrow band IR source (e.g., monochromatic). The IR radiation source may include one or more IR lamps, one or more IR LEDs, or one or more IR lasers (continuous wave (CW), tunable, or pulsed), or any combination thereof. The IR power density may range up to about 20 W/cm2. For example, the IR power density may range from about 1 W/cm2 to about 20 W/cm2.
- Depending on the application, the IR radiation wavelength may range from approximately 1 micron to approximately 25 microns. Alternatively, the IR radiation wavelength may range from approximately 8 microns to approximately 14 microns. Alternatively, the IR radiation wavelength may range from approximately 8 microns to approximately 12 microns. Alternatively, the IR radiation wavelength may range from approximately 9 microns to approximately 10 microns. For example, the IR radiation source may include a CO2 laser system. Additional, for example, the IR radiation source may include an IR element, such as a ceramic element or silicon carbide element, having a spectral output ranging from approximately 1 micron to approximately 25 microns, or the IR radiation source can include a semiconductor laser (diode), or ion, Ti:sapphire, or dye laser with optical parametric amplification.
- The UV radiation source may include a broad band UV source (e.g., polychromatic), or may include a narrow band UV source (e.g., monochromatic). The UV radiation source may include one or more UV lamps, one or more UV LEDs, or one or more UV lasers (continuous wave (CW), tunable, or pulsed), or any combination thereof. UV radiation may be generated, for instance, from a microwave source, an arc discharge, a dielectric barrier discharge, or electron impact generation. The UV power density may range from approximately 0.1 mW/cm2 to approximately 2000 mW/cm2.
- Depending on the application, the UV wavelength may range from approximately 100 nanometers (nm) to approximately 600 nm. Alternatively, the UV radiation may range from approximately 150 nm to approximately 400 nm. Alternatively, the UV radiation may range from approximately 150 nm to approximately 300 nm. Alternatively, the UV radiation may range from approximately 170 nm to approximately 240 nm. Alternatively, the UV radiation may range from approximately 200 nm to approximately 350 nm. Alternatively, the UV radiation may range from approximately 200 nm to approximately 240 nm. For example, the UV radiation source may include a direct current (DC) or pulsed lamp, such as a Deuterium (D2) lamp, having a spectral output ranging from approximately 180 nm to approximately 500 nm, or the UV radiation source may include a semiconductor laser (diode), (nitrogen) gas laser, frequency-tripled (or quadrupled) Nd:YAG laser, or copper vapor laser.
- The IR radiation source, or the UV radiation source, or both, may include any number of optical devices to adjust one or more properties of the output radiation. For example, each source may further include optical filters, optical lenses, beam expanders, beam collimators, etc. Such optical manipulation devices as known to those skilled in the art of optics and EM wave propagation are suitable for the invention.
- The
substrate holder 420 can further include a temperature control system that can be configured to elevate and/or control the temperature ofsubstrate 425. The temperature control system can be a part of athermal treatment device 430. Thesubstrate holder 420 can include one or more conductive heating elements embedded insubstrate holder 420 coupled to a power source and a temperature controller. For example, each heating element can include a resistive heating element coupled to a power source configured to supply electrical power. Thesubstrate holder 420 could optionally include one or more radiative heating elements. Depending on the application, the temperature ofsubstrate 425 can, for example, range from approximately 20 degrees C. to approximately 600 degrees C., and desirably, the temperature may range from approximately 100 degrees C. to approximately 600 degrees C. For example, the temperature ofsubstrate 425 can range from approximately 300 degrees C. to approximately 500 degrees C., or from approximately 300 degrees C. to approximately 450 degrees C. Alternatively, for example, the temperature ofsubstrate 425 can range from approximately 20 degrees C. to approximately 300 degrees C., or from approximately 20 degrees C. to approximately 250 degrees C. - The
substrate holder 420 can further include adrive system 435 configured to translate, or rotate, or both translate and rotate thesubstrate holder 420 to move thesubstrate 425 relative toradiation source 440. - Additionally, the
substrate holder 420 may or may not be configured to clampsubstrate 425. For instance,substrate holder 420 may be configured to mechanically orelectrically clamp substrate 425. - Although not shown,
substrate holder 420 may be configured to support a plurality of substrates. - Referring again to
FIG. 10 ,process module 400 can further include agas injection system 450 coupled to theprocess chamber 410 and configured to introduce a purge gas or process gas that is either reactive or non-reactive withsubstrate 425 to processchamber 410. Thegas injection system 450 may include agas nozzle 452 configured to produce a gas orvapor jet 454 along a jet axis in a direction towardssubstrate 425. The gas orvapor jet 454 may be simultaneous with and/or intersecting withEM radiation 442 fromradiation source 440. The purge gas or process gas may, for example, include an inert gas, such as a noble gas or nitrogen. Alternatively, the purge gas can include other gases listed above, such as for example O2, H2, NH3, CxHy, or any combination thereof. Additionally,process module 400 can further include avacuum pumping system 455 coupled to processchamber 410 and configured to evacuate theprocess chamber 410. During a curing process,substrate 425 can be subject to a purge gas environment with or without vacuum conditions. - Furthermore, as shown in
FIG. 10 ,process module 400 can include acontroller 460 coupled to processchamber 410,substrate holder 420,thermal treatment device 430,drive system 435,radiation source 440,gas injection system 450, andvacuum pumping system 455.Controller 460 includes a microprocessor, a memory, and a digital I/O port capable of generating control voltages sufficient to communicate and activate inputs to theprocess module 400 as well as monitor outputs from theprocess module 400. A program stored in the memory is utilized to interact with theprocess module 400 according to a stored process recipe. Thecontroller 460 can be used to configure any number of processing elements (410, 420, 430, 435, 440, 450, or 455), and thecontroller 460 can collect, provide, process, store, and display data from processing elements. Thecontroller 460 can include a number of applications for controlling one or more of the processing elements. For example,controller 460 can include a graphic user interface (GUI) component (not shown) that can provide easy to use interfaces that enable a user to monitor and/or control one or more processing elements. - Referring now to
FIG. 11 , aprocess module 500 configured to treat a dielectric film on a substrate is shown according to another embodiment. As an example, theprocess module 500 may be configured to cure a dielectric film. As another example, theprocess module 400 may be configured to clean a dielectric film. As yet another example, theprocess module 400 may be configured to modify a surface on a dielectric film.Process module 500 includes many of the same elements as those depicted inFIG. 10 . Theprocess module 500 comprisesprocess chamber 410 configured to produce a clean, contaminant-free environment for curing asubstrate 425 resting onsubstrate holder 420.Process module 500 includes afirst radiation source 540 configured to exposesubstrate 425 having the dielectric film to a first radiation source grouping of EM radiation. -
Process module 500 further includes asecond radiation source 545 configured to exposesubstrate 425 having the dielectric film to a second radiation source grouping of EM radiation. Each grouping of EM radiation is dedicated to a specific radiation wave-band, and includes single, multiple, narrow-band, or broadband EM wavelengths within that specific radiation wave-band. For example, thefirst radiation source 540 can include an IR radiation source configured to produce EM radiation in the IR spectrum. Additionally, for example, thesecond radiation source 545 can include a UV radiation source configured to produce EM radiation in the UV spectrum. In this embodiment, IR treatment and UV treatment ofsubstrate 425 can be performed in a single process module. - Additionally, the gas or
vapor jet 454 may be simultaneous with and/or intersecting withfirst EM radiation 542 fromfirst radiation source 540 and/orsecond EM radiation 547 fromsecond radiation source 545. - Furthermore, as shown in
FIG. 11 ,process module 500 can include acontroller 560 coupled to processchamber 410,substrate holder 420,thermal treatment device 430,drive system 435,first radiation source 540,second radiation source 545,gas injection system 450, andvacuum pumping system 455.Controller 560 includes a microprocessor, a memory, and a digital I/O port capable of generating control voltages sufficient to communicate and activate inputs to theprocess module 500 as well as monitor outputs from theprocess module 500. A program stored in the memory is utilized to interact with theprocess module 500 according to a stored process recipe. Thecontroller 560 can be used to configure any number of processing elements (410, 420, 430, 435, 540, 545, 450, or 455), and thecontroller 560 can collect, provide, process, store, and display data from processing elements. Thecontroller 460 can include a number of applications for controlling one or more of the processing elements. For example,controller 560 can include a graphic user interface (GUI) component (not shown) that can provide easy to use interfaces that enable a user to monitor and/or control one or more processing elements. - Various assemblies of EM radiation sources and optical systems thereof may be found in pending U.S. patent application Ser. No. 12/211,598, entitled “DIELECTRIC TREATMENT SYSTEM AND METHOD OF OPERATING”, filed on Sep. 16, 2008, and published as U.S. Patent Application Publication No. 2010/0065758; the entire content of which is herein incorporated by reference.
- Referring now to
FIG. 12 , a schematic illustration of aprocess module 1200 is presented according to an embodiment. Theprocess module 1200 includes aprocess chamber 1210 configured to produce a clean, contaminant-free environment for curing, cleaning, and/or modifying asubstrate 1225 resting onsubstrate holder 1220.Process module 1200 further includes aradiation source 1230 configured to exposesubstrate 1225 to EM radiation. - The
radiation source 1230 includes aUV lamp 1240, and areflector 1250 for directingUV radiation 1242 from theUV lamp 1240 tosubstrate 1225. Alternatively, theradiation source 1230 may include an IR lamp. Thereflector 1250 has adichroic reflector 1254, and anon-absorbing reflector 1252 disposed between theUV lamp 1240 andsubstrate 1225. Thenon-absorbing reflector 1252 is configured to reflectUV radiation 1242 from theUV lamp 1240 towards thedichroic reflector 1254, wherein thenon-absorbing reflector 1252 substantially preventsdirect UV radiation 1244 from theUV lamp 1240 tosubstrate 1225. Thedichroic reflector 1254 may be utilized to select at least a portion of the UV radiation spectrum emitted by theUV lamp 1240. For example,radiation source 1230 may be configured to irradiatesubstrate 1225 with UV radiation containing emission ranging from about 250 nm to about 450 nm, or about 200 nm to about 300 nm, or about 200 nm to about 290 nm, depending on the type of dichroic coating. The dichroic coating may include one or more dielectric layers. - Filtering by reflection on a dichroic coating usually does not affect the original forward rays emitted directly from the UV lamp. Consequently, a typical UV lamp using dichroic reflector still emits a significant amount of emission outside of the desired wavelength range, causing overheating of the substrate and inefficient porogen removal. The inventors propose to use a second reflection on reflectors with dichroic coating in order to obtain the desired emission spectrum.
- In one embodiment, the
non-absorbing reflector 1252 is separate from theUV lamp 1240, as shown inFIG. 11 . In another embodiment, thenon-absorbing reflector 1252 includes a coating applied to an underside of theUV lamp 1240. - The
non-absorbing reflector 1252 may include a concave reflecting surface oriented to face a concave reflecting surface of thedichroic reflector 1254, and thenon-absorbing reflector 1252 may be positioned between thedichroic reflector 1254 and thesubstrate 1225. Additionally, an apex and a focus of the concave reflecting surface of thenon-absorbing reflector 1252, and an apex and a focus of the concave reflecting surface of thedichroic reflector 1254 may be collinear. Furthermore, thenon-absorbing reflector 1252 and/or thedichroic reflector 1254 may include a cylindrical or spherical geometry having a circular, an elliptical, a parabolic, or a hyperbolic cross-section. The shape, orientation, and/or position of thenon-absorbing reflector 1252 and/or thedichroic reflector 1254 may be adjusted to provide optimal irradiation ofsubstrate 1225. - The
process module 1200 may include aUV window 1260 disposed between thereflector 1250 and thesubstrate 1225. - The
process module 1200 may further include an IR source, such as an IR source that provides substantially monochromatic EM radiation having a narrow band of wavelengths, or an IR laser. Additionally, theprocess module 1200 may further include a temperature control system coupled to thesubstrate holder 1220 and configured to control a temperature of thesubstrate 1225. Additionally, theprocess module 1200 may further include adrive system 1212 coupled to thesubstrate holder 1220, and configured to translate, or rotate, or both translate and rotate thesubstrate holder 1220. Additionally yet, theprocess module 1200 may further include a gas supply system coupled to theprocess chamber 1210, and configured to introduce a purge gas and/or process gas to theprocess chamber 1210. For example, the gas supply system may include a nozzle configured to produce a gas or vapor jet emanating from the nozzle along a jet axis in a direction towardssubstrate 1225. - Referring now to
FIG. 13 , a schematic illustration of aprocess module 1300 is presented according to an embodiment. Theprocess module 1300 includes aprocess chamber 1310 configured to produce a clean, contaminant-free environment for curing, cleaning, and/or modifying asubstrate 1325 resting onsubstrate holder 1320.Process module 1300 further includes aradiation source 1330 configured to exposesubstrate 1325 to EM radiation. - The
radiation source 1330 includes aUV lamp 1340, and areflector 1350 for directingUV radiation 1342 from theUV lamp 1340 tosubstrate 1325. Alternatively, theradiation source 1330 may include an IR lamp. Thereflector 1350 has adichroic reflector 1354, and anon-absorbing reflector 1352 disposed between theUV lamp 1340 andsubstrate 1325. Thenon-absorbing reflector 1352 is configured to reflectUV radiation 1342 from theUV lamp 1340 towards thedichroic reflector 1354, wherein thenon-absorbing reflector 1352 substantially preventsdirect UV radiation 1244 from theUV lamp 1340 tosubstrate 1325. Thedichroic reflector 1354 may be utilized to select at least a portion of the UV radiation spectrum emitted by theUV lamp 1340. For example,radiation source 1330 may be configured to irradiatesubstrate 1325 with UV radiation containing emission ranging from about 250 nm to about 450 nm, or about 200 nm to about 300 nm, or about 200 nm to about 290 nm, depending on the type of dichroic coating. The dichroic coating may include one or more dielectric layers. - As shown in
FIG. 12 , thedichroic reflector 1354 comprises a plurality of dichroic reflecting elements arranged in afirst plane 1361 parallel withsubstrate 1325 and located abovesubstrate 1325, and thenon-absorbing reflector 1252 comprises a plurality of non-absorbing reflecting elements arranged in asecond plane 1362 parallel withsubstrate 1325 and located abovesubstrate 1325 and below thefirst plane 1361. Further, the plurality of non-absorbing reflecting elements and the plurality of dichroic reflecting elements are arranged as pairs such that a one-to-one relationship exists between each of the plurality of non-absorbing reflecting elements and each of the plurality of dichroic reflecting elements. - The
non-absorbing reflector 1352 may include a concave reflecting surface oriented to face a concave reflecting surface of thedichroic reflector 1354, and thenon-absorbing reflector 1352 may be positioned between thedichroic reflector 1354 and thesubstrate 1325. Theprocess module 1300 may include aUV window 1360 disposed between thereflector 1350 and theUV lamp 1340. - The shape, orientation, and/or position of the
non-absorbing reflector 1352 and/or thedichroic reflector 1354 may be adjusted to provide optimal irradiation ofsubstrate 1325. - The
process module 1300 may further include an IR source, such as an IR source that provides substantially monochromatic EM radiation having a narrow band of wavelengths, or an IR laser. Additionally, theprocess module 1300 may further include a temperature control system coupled to thesubstrate holder 1320 and configured to control a temperature of thesubstrate 1325. Additionally, theprocess module 1300 may further include adrive system 1312 coupled to thesubstrate holder 1320, and configured to translate, or rotate, or both translate and rotate thesubstrate holder 1320. Additionally yet, theprocess module 1300 may further include a gas supply system coupled to theprocess chamber 1310, and configured to introduce a purge gas and/or process gas to theprocess chamber 1310. For example, the gas supply system may include a nozzle configured to produce a gas or vapor jet emanating from the nozzle along a jet axis in a direction towardssubstrate 1325. - Although only certain exemplary embodiments of this invention have been described in detail above, those skilled in the art will readily appreciate that many modifications are possible in the exemplary embodiments without materially departing from the novel teachings and advantages of this invention. Accordingly, all such modifications are intended to be included within the scope of this invention.
Claims (20)
1. A method of cleaning a substrate, comprising:
irradiating a region on a substrate containing one or more layers or structures with infrared (IR) radiation and optionally ultraviolet (UV) radiation to remove material or undesired residues from said one or more layers or structures.
2. The method of claim 1 , further comprising:
exposing at least a portion of said region to a gas or vapor jet emanating from a gas nozzle along a jet axis in a direction towards said substrate.
3. The method of claim 2 , wherein said gas or vapor jet is selected to be reactive with at least a portion of said region.
4. The method of claim 2 , wherein said gas or vapor jet comprises He, Ne, Ar, Kr, Xe, N2, H2, NH3, CO, CO2, or O2, or any combination of two or more thereof.
5. The method of claim 2 , wherein said IR radiation comprises an IR beam having a beam spot on said substrate and said IR beam intersecting with said jet axis at said beam spot.
6. The method of claim 2 , wherein said exposing follows said irradiating or said exposing is simultaneous with said irradiating.
7. The method of claim 1 , wherein said one or more layers or structures includes a patterned structure formed using a patterned mask layer and an etching process.
8. The method of claim 1 , wherein said one or more layers or structures comprises a low-k layer, an ultra low-k layer, a photo-resist layer, an anti-reflective coating (ARC) layer, an organic planarization layer (OPL), a soft mask layer, or a hard mask layer, or any combination of two or more thereof.
9. The method of claim 1 , wherein said irradiating includes IR irradiation simultaneous with said optional UV radiation, preceded by said optional UV radiation, or followed by said optional UV irradiation, or any combination of two or more thereof.
10. The method of claim 1 , wherein said IR radiation contains substantially monochromatic electromagnetic (EM) radiation having a narrow band of wavelengths.
11. The method of claim 1 , wherein said IR radiation comprises an IR laser.
12. The method of claim 1 , further comprising:
selecting a spectral content for said IR radiation, said spectral content chosen to cause absorption in at least a portion of remnants of said one or more layers or structures, or at least a portion of said material or undesired residues to be removed.
13. The method of claim 1 , wherein said IR radiation comprises IR emission ranging between about 8 microns and about 12 microns.
14. The method of claim 1 , further comprising:
maintaining a substrate temperature at a temperature between about 20 degrees C. and about 250 degrees C.
15. The method of claim 1 , wherein said optional UV radiation comprises UV emission ranging between about 200 nm (nanometers) and about 350 nm.
16. A process module for treating a substrate, comprising:
a process chamber;
a substrate holder coupled to said process chamber and configured to support a substrate;
a radiation source coupled to said process chamber and configured to expose said substrate to electromagnetic (EM) radiation, wherein said radiation source comprises an infrared (IR) source arranged to produce an IR beam having a beam spot on said substrate; and
a gas injection system having a gas nozzle coupled to said process chamber and configured to produce a gas or vapor jet emanating from said gas nozzle along a jet axis in a direction towards said substrate and intersecting with said beam spot.
17. The process module of claim 16 , wherein said radiation source further comprises an ultraviolet (UV) radiation source.
18. The process module of claim 16 , wherein said radiation source includes an IR laser.
19. The process module of claim 16 , further comprising:
a radiation scanning device coupled to said process chamber, and configured to scan said IR beam across said substrate.
20. The process module of claim 16 , further comprising:
a temperature control system coupled to said substrate holder and configured to control a temperature of said substrate.
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/072,663 US20110232677A1 (en) | 2010-03-29 | 2011-03-25 | Method for cleaning low-k dielectrics |
KR1020127027107A KR20130014554A (en) | 2010-03-29 | 2011-03-28 | Method for integrating low-k dielectrics |
PCT/US2011/030133 WO2011123373A1 (en) | 2010-03-29 | 2011-03-28 | Method for integrating low-k dielectrics |
JP2013502689A JP2013528928A (en) | 2010-03-29 | 2011-03-28 | Method for integrating low dielectric constant insulators |
TW100110870A TWI464805B (en) | 2010-03-29 | 2011-03-29 | Method for integrating low-k dielectrics |
JP2016102785A JP2016167633A (en) | 2010-03-29 | 2016-05-23 | Method of integrating low dielectric constant insulator |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US31871910P | 2010-03-29 | 2010-03-29 | |
US13/072,663 US20110232677A1 (en) | 2010-03-29 | 2011-03-25 | Method for cleaning low-k dielectrics |
Publications (1)
Publication Number | Publication Date |
---|---|
US20110232677A1 true US20110232677A1 (en) | 2011-09-29 |
Family
ID=44654944
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/072,662 Expired - Fee Related US9017933B2 (en) | 2010-03-29 | 2011-03-25 | Method for integrating low-k dielectrics |
US13/072,668 Expired - Fee Related US8242460B2 (en) | 2010-03-29 | 2011-03-25 | Ultraviolet treatment apparatus |
US13/072,663 Abandoned US20110232677A1 (en) | 2010-03-29 | 2011-03-25 | Method for cleaning low-k dielectrics |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/072,662 Expired - Fee Related US9017933B2 (en) | 2010-03-29 | 2011-03-25 | Method for integrating low-k dielectrics |
US13/072,668 Expired - Fee Related US8242460B2 (en) | 2010-03-29 | 2011-03-25 | Ultraviolet treatment apparatus |
Country Status (5)
Country | Link |
---|---|
US (3) | US9017933B2 (en) |
JP (2) | JP2013528928A (en) |
KR (1) | KR20130014554A (en) |
TW (1) | TWI464805B (en) |
WO (1) | WO2011123373A1 (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103383188A (en) * | 2012-05-03 | 2013-11-06 | Ap系统股份有限公司 | Apparatus for substrate treatment and heating apparatus |
US20150064917A1 (en) * | 2013-09-04 | 2015-03-05 | Tokyo Electron Limited | UV-Assisted Stripping of Hardened Photoresist to Create Chemical Templates for Directed Self-Assembly |
CN104813443A (en) * | 2012-12-20 | 2015-07-29 | 英特尔公司 | Epitaxial films on nanoscale structures |
US9715172B2 (en) | 2013-10-20 | 2017-07-25 | Tokyo Electron Limited | Use of topography to direct assembly of block copolymers in grapho-epitaxial applications |
US9793137B2 (en) | 2013-10-20 | 2017-10-17 | Tokyo Electron Limited | Use of grapho-epitaxial directed self-assembly applications to precisely cut logic lines |
US9947597B2 (en) | 2016-03-31 | 2018-04-17 | Tokyo Electron Limited | Defectivity metrology during DSA patterning |
Families Citing this family (326)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10378106B2 (en) | 2008-11-14 | 2019-08-13 | Asm Ip Holding B.V. | Method of forming insulation film by modified PEALD |
US9394608B2 (en) | 2009-04-06 | 2016-07-19 | Asm America, Inc. | Semiconductor processing reactor and components thereof |
US8802201B2 (en) | 2009-08-14 | 2014-08-12 | Asm America, Inc. | Systems and methods for thin-film deposition of metal oxides using excited nitrogen-oxygen species |
US8288271B2 (en) * | 2009-11-02 | 2012-10-16 | International Business Machines Corporation | Method for reworking antireflective coating over semiconductor substrate |
US9017933B2 (en) * | 2010-03-29 | 2015-04-28 | Tokyo Electron Limited | Method for integrating low-k dielectrics |
US9312155B2 (en) | 2011-06-06 | 2016-04-12 | Asm Japan K.K. | High-throughput semiconductor-processing apparatus equipped with multiple dual-chamber modules |
US10364496B2 (en) | 2011-06-27 | 2019-07-30 | Asm Ip Holding B.V. | Dual section module having shared and unshared mass flow controllers |
US10854498B2 (en) | 2011-07-15 | 2020-12-01 | Asm Ip Holding B.V. | Wafer-supporting device and method for producing same |
US20130023129A1 (en) | 2011-07-20 | 2013-01-24 | Asm America, Inc. | Pressure transmitter for a semiconductor processing environment |
US8916054B2 (en) * | 2011-10-26 | 2014-12-23 | International Business Machines Corporation | High fidelity patterning employing a fluorohydrocarbon-containing polymer |
US9017481B1 (en) | 2011-10-28 | 2015-04-28 | Asm America, Inc. | Process feed management for semiconductor substrate processing |
TWI581331B (en) * | 2012-07-13 | 2017-05-01 | 應用材料股份有限公司 | Method to reduce dielectric constant of a porous low-k film |
US9659799B2 (en) | 2012-08-28 | 2017-05-23 | Asm Ip Holding B.V. | Systems and methods for dynamic semiconductor process scheduling |
US10714315B2 (en) | 2012-10-12 | 2020-07-14 | Asm Ip Holdings B.V. | Semiconductor reaction chamber showerhead |
US20160376700A1 (en) | 2013-02-01 | 2016-12-29 | Asm Ip Holding B.V. | System for treatment of deposition reactor |
US9484191B2 (en) | 2013-03-08 | 2016-11-01 | Asm Ip Holding B.V. | Pulsed remote plasma method and system |
US9589770B2 (en) | 2013-03-08 | 2017-03-07 | Asm Ip Holding B.V. | Method and systems for in-situ formation of intermediate reactive species |
US9548200B2 (en) * | 2013-08-21 | 2017-01-17 | Applied Materials, Inc. | Variable frequency microwave (VFM) processes and applications in semiconductor thin film fabrications |
US9240412B2 (en) | 2013-09-27 | 2016-01-19 | Asm Ip Holding B.V. | Semiconductor structure and device and methods of forming same using selective epitaxial process |
US10683571B2 (en) | 2014-02-25 | 2020-06-16 | Asm Ip Holding B.V. | Gas supply manifold and method of supplying gases to chamber using same |
US10167557B2 (en) | 2014-03-18 | 2019-01-01 | Asm Ip Holding B.V. | Gas distribution system, reactor including the system, and methods of using the same |
US11015245B2 (en) | 2014-03-19 | 2021-05-25 | Asm Ip Holding B.V. | Gas-phase reactor and system having exhaust plenum and components thereof |
CN103962346B (en) * | 2014-05-21 | 2016-08-24 | 深圳市华星光电技术有限公司 | The method of the ultraviolet rays cleaning substrate of adjustable ultraviolet radiation energy |
US10858737B2 (en) | 2014-07-28 | 2020-12-08 | Asm Ip Holding B.V. | Showerhead assembly and components thereof |
US9890456B2 (en) | 2014-08-21 | 2018-02-13 | Asm Ip Holding B.V. | Method and system for in situ formation of gas-phase compounds |
US10941490B2 (en) | 2014-10-07 | 2021-03-09 | Asm Ip Holding B.V. | Multiple temperature range susceptor, assembly, reactor and system including the susceptor, and methods of using the same |
US9657845B2 (en) | 2014-10-07 | 2017-05-23 | Asm Ip Holding B.V. | Variable conductance gas distribution apparatus and method |
KR102263121B1 (en) | 2014-12-22 | 2021-06-09 | 에이에스엠 아이피 홀딩 비.브이. | Semiconductor device and manufacuring method thereof |
US10529542B2 (en) | 2015-03-11 | 2020-01-07 | Asm Ip Holdings B.V. | Cross-flow reactor and method |
US10276355B2 (en) | 2015-03-12 | 2019-04-30 | Asm Ip Holding B.V. | Multi-zone reactor, system including the reactor, and method of using the same |
US10458018B2 (en) | 2015-06-26 | 2019-10-29 | Asm Ip Holding B.V. | Structures including metal carbide material, devices including the structures, and methods of forming same |
US10600673B2 (en) | 2015-07-07 | 2020-03-24 | Asm Ip Holding B.V. | Magnetic susceptor to baseplate seal |
US9960072B2 (en) | 2015-09-29 | 2018-05-01 | Asm Ip Holding B.V. | Variable adjustment for precise matching of multiple chamber cavity housings |
US10211308B2 (en) | 2015-10-21 | 2019-02-19 | Asm Ip Holding B.V. | NbMC layers |
US10322384B2 (en) | 2015-11-09 | 2019-06-18 | Asm Ip Holding B.V. | Counter flow mixer for process chamber |
KR20170056986A (en) * | 2015-11-16 | 2017-05-24 | (주)쎄미시스코 | Light Sintering Apparatus for Fume Removal |
US11139308B2 (en) | 2015-12-29 | 2021-10-05 | Asm Ip Holding B.V. | Atomic layer deposition of III-V compounds to form V-NAND devices |
US10529554B2 (en) | 2016-02-19 | 2020-01-07 | Asm Ip Holding B.V. | Method for forming silicon nitride film selectively on sidewalls or flat surfaces of trenches |
US10468251B2 (en) | 2016-02-19 | 2019-11-05 | Asm Ip Holding B.V. | Method for forming spacers using silicon nitride film for spacer-defined multiple patterning |
US10501866B2 (en) | 2016-03-09 | 2019-12-10 | Asm Ip Holding B.V. | Gas distribution apparatus for improved film uniformity in an epitaxial system |
US10343920B2 (en) | 2016-03-18 | 2019-07-09 | Asm Ip Holding B.V. | Aligned carbon nanotubes |
US9892913B2 (en) | 2016-03-24 | 2018-02-13 | Asm Ip Holding B.V. | Radial and thickness control via biased multi-port injection settings |
US10865475B2 (en) | 2016-04-21 | 2020-12-15 | Asm Ip Holding B.V. | Deposition of metal borides and silicides |
US10190213B2 (en) | 2016-04-21 | 2019-01-29 | Asm Ip Holding B.V. | Deposition of metal borides |
US10032628B2 (en) | 2016-05-02 | 2018-07-24 | Asm Ip Holding B.V. | Source/drain performance through conformal solid state doping |
US10367080B2 (en) | 2016-05-02 | 2019-07-30 | Asm Ip Holding B.V. | Method of forming a germanium oxynitride film |
KR102592471B1 (en) | 2016-05-17 | 2023-10-20 | 에이에스엠 아이피 홀딩 비.브이. | Method of forming metal interconnection and method of fabricating semiconductor device using the same |
US11453943B2 (en) | 2016-05-25 | 2022-09-27 | Asm Ip Holding B.V. | Method for forming carbon-containing silicon/metal oxide or nitride film by ALD using silicon precursor and hydrocarbon precursor |
US10388509B2 (en) | 2016-06-28 | 2019-08-20 | Asm Ip Holding B.V. | Formation of epitaxial layers via dislocation filtering |
US10612137B2 (en) | 2016-07-08 | 2020-04-07 | Asm Ip Holdings B.V. | Organic reactants for atomic layer deposition |
US9859151B1 (en) | 2016-07-08 | 2018-01-02 | Asm Ip Holding B.V. | Selective film deposition method to form air gaps |
US10714385B2 (en) | 2016-07-19 | 2020-07-14 | Asm Ip Holding B.V. | Selective deposition of tungsten |
KR102354490B1 (en) | 2016-07-27 | 2022-01-21 | 에이에스엠 아이피 홀딩 비.브이. | Method of processing a substrate |
KR102532607B1 (en) | 2016-07-28 | 2023-05-15 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus and method of operating the same |
US9812320B1 (en) | 2016-07-28 | 2017-11-07 | Asm Ip Holding B.V. | Method and apparatus for filling a gap |
US10395919B2 (en) | 2016-07-28 | 2019-08-27 | Asm Ip Holding B.V. | Method and apparatus for filling a gap |
US9887082B1 (en) | 2016-07-28 | 2018-02-06 | Asm Ip Holding B.V. | Method and apparatus for filling a gap |
US10410943B2 (en) | 2016-10-13 | 2019-09-10 | Asm Ip Holding B.V. | Method for passivating a surface of a semiconductor and related systems |
US10643826B2 (en) | 2016-10-26 | 2020-05-05 | Asm Ip Holdings B.V. | Methods for thermally calibrating reaction chambers |
US11532757B2 (en) | 2016-10-27 | 2022-12-20 | Asm Ip Holding B.V. | Deposition of charge trapping layers |
US10643904B2 (en) | 2016-11-01 | 2020-05-05 | Asm Ip Holdings B.V. | Methods for forming a semiconductor device and related semiconductor device structures |
US10714350B2 (en) | 2016-11-01 | 2020-07-14 | ASM IP Holdings, B.V. | Methods for forming a transition metal niobium nitride film on a substrate by atomic layer deposition and related semiconductor device structures |
US10435790B2 (en) | 2016-11-01 | 2019-10-08 | Asm Ip Holding B.V. | Method of subatmospheric plasma-enhanced ALD using capacitively coupled electrodes with narrow gap |
US10229833B2 (en) | 2016-11-01 | 2019-03-12 | Asm Ip Holding B.V. | Methods for forming a transition metal nitride film on a substrate by atomic layer deposition and related semiconductor device structures |
US10134757B2 (en) | 2016-11-07 | 2018-11-20 | Asm Ip Holding B.V. | Method of processing a substrate and a device manufactured by using the method |
KR102546317B1 (en) | 2016-11-15 | 2023-06-21 | 에이에스엠 아이피 홀딩 비.브이. | Gas supply unit and substrate processing apparatus including the same |
US10340135B2 (en) | 2016-11-28 | 2019-07-02 | Asm Ip Holding B.V. | Method of topologically restricted plasma-enhanced cyclic deposition of silicon or metal nitride |
KR20180068582A (en) | 2016-12-14 | 2018-06-22 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus |
US11581186B2 (en) | 2016-12-15 | 2023-02-14 | Asm Ip Holding B.V. | Sequential infiltration synthesis apparatus |
US11447861B2 (en) | 2016-12-15 | 2022-09-20 | Asm Ip Holding B.V. | Sequential infiltration synthesis apparatus and a method of forming a patterned structure |
KR102700194B1 (en) | 2016-12-19 | 2024-08-28 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus |
US10269558B2 (en) | 2016-12-22 | 2019-04-23 | Asm Ip Holding B.V. | Method of forming a structure on a substrate |
US10867788B2 (en) | 2016-12-28 | 2020-12-15 | Asm Ip Holding B.V. | Method of forming a structure on a substrate |
US11390950B2 (en) | 2017-01-10 | 2022-07-19 | Asm Ip Holding B.V. | Reactor system and method to reduce residue buildup during a film deposition process |
US10655221B2 (en) | 2017-02-09 | 2020-05-19 | Asm Ip Holding B.V. | Method for depositing oxide film by thermal ALD and PEALD |
US10468261B2 (en) | 2017-02-15 | 2019-11-05 | Asm Ip Holding B.V. | Methods for forming a metallic film on a substrate by cyclical deposition and related semiconductor device structures |
US10283353B2 (en) | 2017-03-29 | 2019-05-07 | Asm Ip Holding B.V. | Method of reforming insulating film deposited on substrate with recess pattern |
US10529563B2 (en) | 2017-03-29 | 2020-01-07 | Asm Ip Holdings B.V. | Method for forming doped metal oxide films on a substrate by cyclical deposition and related semiconductor device structures |
US10103040B1 (en) | 2017-03-31 | 2018-10-16 | Asm Ip Holding B.V. | Apparatus and method for manufacturing a semiconductor device |
KR102342848B1 (en) * | 2017-04-21 | 2021-12-23 | 삼성전자주식회사 | Laser annealing apparatus |
KR102457289B1 (en) | 2017-04-25 | 2022-10-21 | 에이에스엠 아이피 홀딩 비.브이. | Method for depositing a thin film and manufacturing a semiconductor device |
US10446393B2 (en) | 2017-05-08 | 2019-10-15 | Asm Ip Holding B.V. | Methods for forming silicon-containing epitaxial layers and related semiconductor device structures |
US10892156B2 (en) | 2017-05-08 | 2021-01-12 | Asm Ip Holding B.V. | Methods for forming a silicon nitride film on a substrate and related semiconductor device structures |
US10770286B2 (en) | 2017-05-08 | 2020-09-08 | Asm Ip Holdings B.V. | Methods for selectively forming a silicon nitride film on a substrate and related semiconductor device structures |
US10556231B2 (en) | 2017-05-18 | 2020-02-11 | GM Global Technology Operations LLC | Self-cleaning film system and method of forming same |
US10583428B2 (en) | 2017-05-18 | 2020-03-10 | GM Global Technology Operations LLC | Self-cleaning film system and method of forming same |
US10754067B2 (en) | 2017-05-18 | 2020-08-25 | GM Global Technology Operations LLC | Textured self-cleaning film system and method of forming same |
US10429641B2 (en) * | 2017-05-31 | 2019-10-01 | GM Global Technology Operations LLC | Light-enhanced self-cleaning film system and method of forming same |
US10504742B2 (en) | 2017-05-31 | 2019-12-10 | Asm Ip Holding B.V. | Method of atomic layer etching using hydrogen plasma |
US10886123B2 (en) | 2017-06-02 | 2021-01-05 | Asm Ip Holding B.V. | Methods for forming low temperature semiconductor layers and related semiconductor device structures |
US12040200B2 (en) | 2017-06-20 | 2024-07-16 | Asm Ip Holding B.V. | Semiconductor processing apparatus and methods for calibrating a semiconductor processing apparatus |
US11306395B2 (en) | 2017-06-28 | 2022-04-19 | Asm Ip Holding B.V. | Methods for depositing a transition metal nitride film on a substrate by atomic layer deposition and related deposition apparatus |
US10685834B2 (en) | 2017-07-05 | 2020-06-16 | Asm Ip Holdings B.V. | Methods for forming a silicon germanium tin layer and related semiconductor device structures |
KR20190009245A (en) | 2017-07-18 | 2019-01-28 | 에이에스엠 아이피 홀딩 비.브이. | Methods for forming a semiconductor device structure and related semiconductor device structures |
US10541333B2 (en) | 2017-07-19 | 2020-01-21 | Asm Ip Holding B.V. | Method for depositing a group IV semiconductor and related semiconductor device structures |
US11374112B2 (en) | 2017-07-19 | 2022-06-28 | Asm Ip Holding B.V. | Method for depositing a group IV semiconductor and related semiconductor device structures |
US11018002B2 (en) | 2017-07-19 | 2021-05-25 | Asm Ip Holding B.V. | Method for selectively depositing a Group IV semiconductor and related semiconductor device structures |
US10312055B2 (en) | 2017-07-26 | 2019-06-04 | Asm Ip Holding B.V. | Method of depositing film by PEALD using negative bias |
US10590535B2 (en) | 2017-07-26 | 2020-03-17 | Asm Ip Holdings B.V. | Chemical treatment, deposition and/or infiltration apparatus and method for using the same |
US10605530B2 (en) | 2017-07-26 | 2020-03-31 | Asm Ip Holding B.V. | Assembly of a liner and a flange for a vertical furnace as well as the liner and the vertical furnace |
US10770336B2 (en) | 2017-08-08 | 2020-09-08 | Asm Ip Holding B.V. | Substrate lift mechanism and reactor including same |
US10692741B2 (en) | 2017-08-08 | 2020-06-23 | Asm Ip Holdings B.V. | Radiation shield |
US11769682B2 (en) | 2017-08-09 | 2023-09-26 | Asm Ip Holding B.V. | Storage apparatus for storing cassettes for substrates and processing apparatus equipped therewith |
US11139191B2 (en) | 2017-08-09 | 2021-10-05 | Asm Ip Holding B.V. | Storage apparatus for storing cassettes for substrates and processing apparatus equipped therewith |
US10249524B2 (en) | 2017-08-09 | 2019-04-02 | Asm Ip Holding B.V. | Cassette holder assembly for a substrate cassette and holding member for use in such assembly |
USD900036S1 (en) | 2017-08-24 | 2020-10-27 | Asm Ip Holding B.V. | Heater electrical connector and adapter |
US11830730B2 (en) | 2017-08-29 | 2023-11-28 | Asm Ip Holding B.V. | Layer forming method and apparatus |
KR102491945B1 (en) | 2017-08-30 | 2023-01-26 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus |
US11056344B2 (en) | 2017-08-30 | 2021-07-06 | Asm Ip Holding B.V. | Layer forming method |
US11295980B2 (en) | 2017-08-30 | 2022-04-05 | Asm Ip Holding B.V. | Methods for depositing a molybdenum metal film over a dielectric surface of a substrate by a cyclical deposition process and related semiconductor device structures |
KR102401446B1 (en) | 2017-08-31 | 2022-05-24 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus |
US10607895B2 (en) | 2017-09-18 | 2020-03-31 | Asm Ip Holdings B.V. | Method for forming a semiconductor device structure comprising a gate fill metal |
KR102630301B1 (en) | 2017-09-21 | 2024-01-29 | 에이에스엠 아이피 홀딩 비.브이. | Method of sequential infiltration synthesis treatment of infiltrateable material and structures and devices formed using same |
US10844484B2 (en) | 2017-09-22 | 2020-11-24 | Asm Ip Holding B.V. | Apparatus for dispensing a vapor phase reactant to a reaction chamber and related methods |
US10658205B2 (en) | 2017-09-28 | 2020-05-19 | Asm Ip Holdings B.V. | Chemical dispensing apparatus and methods for dispensing a chemical to a reaction chamber |
US10403504B2 (en) | 2017-10-05 | 2019-09-03 | Asm Ip Holding B.V. | Method for selectively depositing a metallic film on a substrate |
US10319588B2 (en) | 2017-10-10 | 2019-06-11 | Asm Ip Holding B.V. | Method for depositing a metal chalcogenide on a substrate by cyclical deposition |
US10923344B2 (en) | 2017-10-30 | 2021-02-16 | Asm Ip Holding B.V. | Methods for forming a semiconductor structure and related semiconductor structures |
KR102443047B1 (en) | 2017-11-16 | 2022-09-14 | 에이에스엠 아이피 홀딩 비.브이. | Method of processing a substrate and a device manufactured by the same |
US10910262B2 (en) | 2017-11-16 | 2021-02-02 | Asm Ip Holding B.V. | Method of selectively depositing a capping layer structure on a semiconductor device structure |
US11022879B2 (en) | 2017-11-24 | 2021-06-01 | Asm Ip Holding B.V. | Method of forming an enhanced unexposed photoresist layer |
JP7206265B2 (en) | 2017-11-27 | 2023-01-17 | エーエスエム アイピー ホールディング ビー.ブイ. | Equipment with a clean mini-environment |
US11127617B2 (en) | 2017-11-27 | 2021-09-21 | Asm Ip Holding B.V. | Storage device for storing wafer cassettes for use with a batch furnace |
US10290508B1 (en) | 2017-12-05 | 2019-05-14 | Asm Ip Holding B.V. | Method for forming vertical spacers for spacer-defined patterning |
US10872771B2 (en) | 2018-01-16 | 2020-12-22 | Asm Ip Holding B. V. | Method for depositing a material film on a substrate within a reaction chamber by a cyclical deposition process and related device structures |
KR102695659B1 (en) | 2018-01-19 | 2024-08-14 | 에이에스엠 아이피 홀딩 비.브이. | Method for depositing a gap filling layer by plasma assisted deposition |
TWI799494B (en) | 2018-01-19 | 2023-04-21 | 荷蘭商Asm 智慧財產控股公司 | Deposition method |
USD903477S1 (en) | 2018-01-24 | 2020-12-01 | Asm Ip Holdings B.V. | Metal clamp |
US11018047B2 (en) | 2018-01-25 | 2021-05-25 | Asm Ip Holding B.V. | Hybrid lift pin |
US10535516B2 (en) | 2018-02-01 | 2020-01-14 | Asm Ip Holdings B.V. | Method for depositing a semiconductor structure on a surface of a substrate and related semiconductor structures |
USD880437S1 (en) | 2018-02-01 | 2020-04-07 | Asm Ip Holding B.V. | Gas supply plate for semiconductor manufacturing apparatus |
US11081345B2 (en) | 2018-02-06 | 2021-08-03 | Asm Ip Holding B.V. | Method of post-deposition treatment for silicon oxide film |
US11685991B2 (en) | 2018-02-14 | 2023-06-27 | Asm Ip Holding B.V. | Method for depositing a ruthenium-containing film on a substrate by a cyclical deposition process |
US10896820B2 (en) | 2018-02-14 | 2021-01-19 | Asm Ip Holding B.V. | Method for depositing a ruthenium-containing film on a substrate by a cyclical deposition process |
US10731249B2 (en) | 2018-02-15 | 2020-08-04 | Asm Ip Holding B.V. | Method of forming a transition metal containing film on a substrate by a cyclical deposition process, a method for supplying a transition metal halide compound to a reaction chamber, and related vapor deposition apparatus |
US10658181B2 (en) | 2018-02-20 | 2020-05-19 | Asm Ip Holding B.V. | Method of spacer-defined direct patterning in semiconductor fabrication |
KR102636427B1 (en) | 2018-02-20 | 2024-02-13 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing method and apparatus |
US10975470B2 (en) | 2018-02-23 | 2021-04-13 | Asm Ip Holding B.V. | Apparatus for detecting or monitoring for a chemical precursor in a high temperature environment |
US11473195B2 (en) | 2018-03-01 | 2022-10-18 | Asm Ip Holding B.V. | Semiconductor processing apparatus and a method for processing a substrate |
US11629406B2 (en) | 2018-03-09 | 2023-04-18 | Asm Ip Holding B.V. | Semiconductor processing apparatus comprising one or more pyrometers for measuring a temperature of a substrate during transfer of the substrate |
US11114283B2 (en) | 2018-03-16 | 2021-09-07 | Asm Ip Holding B.V. | Reactor, system including the reactor, and methods of manufacturing and using same |
KR102573280B1 (en) * | 2018-03-21 | 2023-09-01 | 삼성전자주식회사 | substrate cleaning method, substrate cleaning apparatus and manufacturing method of semiconductor device using the same |
KR102646467B1 (en) | 2018-03-27 | 2024-03-11 | 에이에스엠 아이피 홀딩 비.브이. | Method of forming an electrode on a substrate and a semiconductor device structure including an electrode |
US11230766B2 (en) | 2018-03-29 | 2022-01-25 | Asm Ip Holding B.V. | Substrate processing apparatus and method |
US11088002B2 (en) | 2018-03-29 | 2021-08-10 | Asm Ip Holding B.V. | Substrate rack and a substrate processing system and method |
US10510536B2 (en) | 2018-03-29 | 2019-12-17 | Asm Ip Holding B.V. | Method of depositing a co-doped polysilicon film on a surface of a substrate within a reaction chamber |
KR102501472B1 (en) | 2018-03-30 | 2023-02-20 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing method |
US12025484B2 (en) | 2018-05-08 | 2024-07-02 | Asm Ip Holding B.V. | Thin film forming method |
TWI811348B (en) | 2018-05-08 | 2023-08-11 | 荷蘭商Asm 智慧財產控股公司 | Methods for depositing an oxide film on a substrate by a cyclical deposition process and related device structures |
TWI816783B (en) | 2018-05-11 | 2023-10-01 | 荷蘭商Asm 智慧財產控股公司 | Methods for forming a doped metal carbide film on a substrate and related semiconductor device structures |
KR102596988B1 (en) | 2018-05-28 | 2023-10-31 | 에이에스엠 아이피 홀딩 비.브이. | Method of processing a substrate and a device manufactured by the same |
TWI840362B (en) | 2018-06-04 | 2024-05-01 | 荷蘭商Asm Ip私人控股有限公司 | Wafer handling chamber with moisture reduction |
US11718913B2 (en) | 2018-06-04 | 2023-08-08 | Asm Ip Holding B.V. | Gas distribution system and reactor system including same |
US11286562B2 (en) | 2018-06-08 | 2022-03-29 | Asm Ip Holding B.V. | Gas-phase chemical reactor and method of using same |
KR102568797B1 (en) | 2018-06-21 | 2023-08-21 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing system |
US10797133B2 (en) | 2018-06-21 | 2020-10-06 | Asm Ip Holding B.V. | Method for depositing a phosphorus doped silicon arsenide film and related semiconductor device structures |
TW202409324A (en) | 2018-06-27 | 2024-03-01 | 荷蘭商Asm Ip私人控股有限公司 | Cyclic deposition processes for forming metal-containing material |
TW202405221A (en) | 2018-06-27 | 2024-02-01 | 荷蘭商Asm Ip私人控股有限公司 | Cyclic deposition methods for forming metal-containing material and films and structures including the metal-containing material |
KR102686758B1 (en) | 2018-06-29 | 2024-07-18 | 에이에스엠 아이피 홀딩 비.브이. | Method for depositing a thin film and manufacturing a semiconductor device |
US10612136B2 (en) | 2018-06-29 | 2020-04-07 | ASM IP Holding, B.V. | Temperature-controlled flange and reactor system including same |
US10755922B2 (en) | 2018-07-03 | 2020-08-25 | Asm Ip Holding B.V. | Method for depositing silicon-free carbon-containing film as gap-fill layer by pulse plasma-assisted deposition |
US10388513B1 (en) | 2018-07-03 | 2019-08-20 | Asm Ip Holding B.V. | Method for depositing silicon-free carbon-containing film as gap-fill layer by pulse plasma-assisted deposition |
US10767789B2 (en) | 2018-07-16 | 2020-09-08 | Asm Ip Holding B.V. | Diaphragm valves, valve components, and methods for forming valve components |
US10483099B1 (en) | 2018-07-26 | 2019-11-19 | Asm Ip Holding B.V. | Method for forming thermally stable organosilicon polymer film |
US11053591B2 (en) | 2018-08-06 | 2021-07-06 | Asm Ip Holding B.V. | Multi-port gas injection system and reactor system including same |
US10883175B2 (en) | 2018-08-09 | 2021-01-05 | Asm Ip Holding B.V. | Vertical furnace for processing substrates and a liner for use therein |
US10829852B2 (en) | 2018-08-16 | 2020-11-10 | Asm Ip Holding B.V. | Gas distribution device for a wafer processing apparatus |
US11430674B2 (en) | 2018-08-22 | 2022-08-30 | Asm Ip Holding B.V. | Sensor array, apparatus for dispensing a vapor phase reactant to a reaction chamber and related methods |
US11024523B2 (en) | 2018-09-11 | 2021-06-01 | Asm Ip Holding B.V. | Substrate processing apparatus and method |
KR102707956B1 (en) | 2018-09-11 | 2024-09-19 | 에이에스엠 아이피 홀딩 비.브이. | Method for deposition of a thin film |
US11049751B2 (en) | 2018-09-14 | 2021-06-29 | Asm Ip Holding B.V. | Cassette supply system to store and handle cassettes and processing apparatus equipped therewith |
CN110970344A (en) | 2018-10-01 | 2020-04-07 | Asm Ip控股有限公司 | Substrate holding apparatus, system including the same, and method of using the same |
US11232963B2 (en) | 2018-10-03 | 2022-01-25 | Asm Ip Holding B.V. | Substrate processing apparatus and method |
KR102592699B1 (en) | 2018-10-08 | 2023-10-23 | 에이에스엠 아이피 홀딩 비.브이. | Substrate support unit and apparatuses for depositing thin film and processing the substrate including the same |
US10847365B2 (en) | 2018-10-11 | 2020-11-24 | Asm Ip Holding B.V. | Method of forming conformal silicon carbide film by cyclic CVD |
US10811256B2 (en) | 2018-10-16 | 2020-10-20 | Asm Ip Holding B.V. | Method for etching a carbon-containing feature |
KR102546322B1 (en) | 2018-10-19 | 2023-06-21 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus and substrate processing method |
KR102605121B1 (en) | 2018-10-19 | 2023-11-23 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus and substrate processing method |
USD948463S1 (en) | 2018-10-24 | 2022-04-12 | Asm Ip Holding B.V. | Susceptor for semiconductor substrate supporting apparatus |
US10381219B1 (en) | 2018-10-25 | 2019-08-13 | Asm Ip Holding B.V. | Methods for forming a silicon nitride film |
US11087997B2 (en) | 2018-10-31 | 2021-08-10 | Asm Ip Holding B.V. | Substrate processing apparatus for processing substrates |
KR20200051105A (en) | 2018-11-02 | 2020-05-13 | 에이에스엠 아이피 홀딩 비.브이. | Substrate support unit and substrate processing apparatus including the same |
US11572620B2 (en) | 2018-11-06 | 2023-02-07 | Asm Ip Holding B.V. | Methods for selectively depositing an amorphous silicon film on a substrate |
US11031242B2 (en) | 2018-11-07 | 2021-06-08 | Asm Ip Holding B.V. | Methods for depositing a boron doped silicon germanium film |
US10818758B2 (en) | 2018-11-16 | 2020-10-27 | Asm Ip Holding B.V. | Methods for forming a metal silicate film on a substrate in a reaction chamber and related semiconductor device structures |
US10847366B2 (en) | 2018-11-16 | 2020-11-24 | Asm Ip Holding B.V. | Methods for depositing a transition metal chalcogenide film on a substrate by a cyclical deposition process |
US10559458B1 (en) | 2018-11-26 | 2020-02-11 | Asm Ip Holding B.V. | Method of forming oxynitride film |
US12040199B2 (en) | 2018-11-28 | 2024-07-16 | Asm Ip Holding B.V. | Substrate processing apparatus for processing substrates |
US11217444B2 (en) | 2018-11-30 | 2022-01-04 | Asm Ip Holding B.V. | Method for forming an ultraviolet radiation responsive metal oxide-containing film |
KR102636428B1 (en) | 2018-12-04 | 2024-02-13 | 에이에스엠 아이피 홀딩 비.브이. | A method for cleaning a substrate processing apparatus |
US11158513B2 (en) | 2018-12-13 | 2021-10-26 | Asm Ip Holding B.V. | Methods for forming a rhenium-containing film on a substrate by a cyclical deposition process and related semiconductor device structures |
TW202037745A (en) | 2018-12-14 | 2020-10-16 | 荷蘭商Asm Ip私人控股有限公司 | Method of forming device structure, structure formed by the method and system for performing the method |
TW202405220A (en) | 2019-01-17 | 2024-02-01 | 荷蘭商Asm Ip 私人控股有限公司 | Methods of forming a transition metal containing film on a substrate by a cyclical deposition process |
KR20200091543A (en) | 2019-01-22 | 2020-07-31 | 에이에스엠 아이피 홀딩 비.브이. | Semiconductor processing device |
CN111524788B (en) | 2019-02-01 | 2023-11-24 | Asm Ip私人控股有限公司 | Method for topologically selective film formation of silicon oxide |
KR20200102357A (en) | 2019-02-20 | 2020-08-31 | 에이에스엠 아이피 홀딩 비.브이. | Apparatus and methods for plug fill deposition in 3-d nand applications |
TW202044325A (en) | 2019-02-20 | 2020-12-01 | 荷蘭商Asm Ip私人控股有限公司 | Method of filling a recess formed within a surface of a substrate, semiconductor structure formed according to the method, and semiconductor processing apparatus |
KR102626263B1 (en) | 2019-02-20 | 2024-01-16 | 에이에스엠 아이피 홀딩 비.브이. | Cyclical deposition method including treatment step and apparatus for same |
JP7509548B2 (en) | 2019-02-20 | 2024-07-02 | エーエスエム・アイピー・ホールディング・ベー・フェー | Cyclic deposition method and apparatus for filling recesses formed in a substrate surface - Patents.com |
TWI842826B (en) | 2019-02-22 | 2024-05-21 | 荷蘭商Asm Ip私人控股有限公司 | Substrate processing apparatus and method for processing substrate |
KR20200108248A (en) | 2019-03-08 | 2020-09-17 | 에이에스엠 아이피 홀딩 비.브이. | STRUCTURE INCLUDING SiOCN LAYER AND METHOD OF FORMING SAME |
KR20200108242A (en) | 2019-03-08 | 2020-09-17 | 에이에스엠 아이피 홀딩 비.브이. | Method for Selective Deposition of Silicon Nitride Layer and Structure Including Selectively-Deposited Silicon Nitride Layer |
KR20200108243A (en) | 2019-03-08 | 2020-09-17 | 에이에스엠 아이피 홀딩 비.브이. | Structure Including SiOC Layer and Method of Forming Same |
KR20200116033A (en) | 2019-03-28 | 2020-10-08 | 에이에스엠 아이피 홀딩 비.브이. | Door opener and substrate processing apparatus provided therewith |
KR20200116855A (en) | 2019-04-01 | 2020-10-13 | 에이에스엠 아이피 홀딩 비.브이. | Method of manufacturing semiconductor device |
KR20200123380A (en) | 2019-04-19 | 2020-10-29 | 에이에스엠 아이피 홀딩 비.브이. | Layer forming method and apparatus |
KR20200125453A (en) | 2019-04-24 | 2020-11-04 | 에이에스엠 아이피 홀딩 비.브이. | Gas-phase reactor system and method of using same |
KR20200130121A (en) | 2019-05-07 | 2020-11-18 | 에이에스엠 아이피 홀딩 비.브이. | Chemical source vessel with dip tube |
KR20200130118A (en) | 2019-05-07 | 2020-11-18 | 에이에스엠 아이피 홀딩 비.브이. | Method for Reforming Amorphous Carbon Polymer Film |
KR20200130652A (en) | 2019-05-10 | 2020-11-19 | 에이에스엠 아이피 홀딩 비.브이. | Method of depositing material onto a surface and structure formed according to the method |
JP2020188255A (en) | 2019-05-16 | 2020-11-19 | エーエスエム アイピー ホールディング ビー.ブイ. | Wafer boat handling device, vertical batch furnace, and method |
JP2020188254A (en) | 2019-05-16 | 2020-11-19 | エーエスエム アイピー ホールディング ビー.ブイ. | Wafer boat handling device, vertical batch furnace, and method |
USD947913S1 (en) | 2019-05-17 | 2022-04-05 | Asm Ip Holding B.V. | Susceptor shaft |
USD975665S1 (en) | 2019-05-17 | 2023-01-17 | Asm Ip Holding B.V. | Susceptor shaft |
USD935572S1 (en) | 2019-05-24 | 2021-11-09 | Asm Ip Holding B.V. | Gas channel plate |
USD922229S1 (en) | 2019-06-05 | 2021-06-15 | Asm Ip Holding B.V. | Device for controlling a temperature of a gas supply unit |
KR20200141002A (en) | 2019-06-06 | 2020-12-17 | 에이에스엠 아이피 홀딩 비.브이. | Method of using a gas-phase reactor system including analyzing exhausted gas |
KR20200143254A (en) | 2019-06-11 | 2020-12-23 | 에이에스엠 아이피 홀딩 비.브이. | Method of forming an electronic structure using an reforming gas, system for performing the method, and structure formed using the method |
USD944946S1 (en) | 2019-06-14 | 2022-03-01 | Asm Ip Holding B.V. | Shower plate |
USD931978S1 (en) | 2019-06-27 | 2021-09-28 | Asm Ip Holding B.V. | Showerhead vacuum transport |
KR20210005515A (en) | 2019-07-03 | 2021-01-14 | 에이에스엠 아이피 홀딩 비.브이. | Temperature control assembly for substrate processing apparatus and method of using same |
JP7499079B2 (en) | 2019-07-09 | 2024-06-13 | エーエスエム・アイピー・ホールディング・ベー・フェー | Plasma device using coaxial waveguide and substrate processing method |
CN112216646A (en) | 2019-07-10 | 2021-01-12 | Asm Ip私人控股有限公司 | Substrate supporting assembly and substrate processing device comprising same |
KR20210010307A (en) | 2019-07-16 | 2021-01-27 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus |
KR20210010820A (en) | 2019-07-17 | 2021-01-28 | 에이에스엠 아이피 홀딩 비.브이. | Methods of forming silicon germanium structures |
KR20210010816A (en) | 2019-07-17 | 2021-01-28 | 에이에스엠 아이피 홀딩 비.브이. | Radical assist ignition plasma system and method |
US11643724B2 (en) | 2019-07-18 | 2023-05-09 | Asm Ip Holding B.V. | Method of forming structures using a neutral beam |
TWI839544B (en) | 2019-07-19 | 2024-04-21 | 荷蘭商Asm Ip私人控股有限公司 | Method of forming topology-controlled amorphous carbon polymer film |
KR20210010817A (en) | 2019-07-19 | 2021-01-28 | 에이에스엠 아이피 홀딩 비.브이. | Method of Forming Topology-Controlled Amorphous Carbon Polymer Film |
CN112309843A (en) | 2019-07-29 | 2021-02-02 | Asm Ip私人控股有限公司 | Selective deposition method for achieving high dopant doping |
CN112309899A (en) | 2019-07-30 | 2021-02-02 | Asm Ip私人控股有限公司 | Substrate processing apparatus |
CN112309900A (en) | 2019-07-30 | 2021-02-02 | Asm Ip私人控股有限公司 | Substrate processing apparatus |
US11587814B2 (en) | 2019-07-31 | 2023-02-21 | Asm Ip Holding B.V. | Vertical batch furnace assembly |
US11587815B2 (en) | 2019-07-31 | 2023-02-21 | Asm Ip Holding B.V. | Vertical batch furnace assembly |
US11227782B2 (en) | 2019-07-31 | 2022-01-18 | Asm Ip Holding B.V. | Vertical batch furnace assembly |
KR20210018759A (en) | 2019-08-05 | 2021-02-18 | 에이에스엠 아이피 홀딩 비.브이. | Liquid level sensor for a chemical source vessel |
USD965044S1 (en) | 2019-08-19 | 2022-09-27 | Asm Ip Holding B.V. | Susceptor shaft |
USD965524S1 (en) | 2019-08-19 | 2022-10-04 | Asm Ip Holding B.V. | Susceptor support |
JP2021031769A (en) | 2019-08-21 | 2021-03-01 | エーエスエム アイピー ホールディング ビー.ブイ. | Production apparatus of mixed gas of film deposition raw material and film deposition apparatus |
USD930782S1 (en) | 2019-08-22 | 2021-09-14 | Asm Ip Holding B.V. | Gas distributor |
KR20210024423A (en) | 2019-08-22 | 2021-03-05 | 에이에스엠 아이피 홀딩 비.브이. | Method for forming a structure with a hole |
USD940837S1 (en) | 2019-08-22 | 2022-01-11 | Asm Ip Holding B.V. | Electrode |
USD949319S1 (en) | 2019-08-22 | 2022-04-19 | Asm Ip Holding B.V. | Exhaust duct |
USD979506S1 (en) | 2019-08-22 | 2023-02-28 | Asm Ip Holding B.V. | Insulator |
KR20210024420A (en) | 2019-08-23 | 2021-03-05 | 에이에스엠 아이피 홀딩 비.브이. | Method for depositing silicon oxide film having improved quality by peald using bis(diethylamino)silane |
US11286558B2 (en) | 2019-08-23 | 2022-03-29 | Asm Ip Holding B.V. | Methods for depositing a molybdenum nitride film on a surface of a substrate by a cyclical deposition process and related semiconductor device structures including a molybdenum nitride film |
KR20210029090A (en) | 2019-09-04 | 2021-03-15 | 에이에스엠 아이피 홀딩 비.브이. | Methods for selective deposition using a sacrificial capping layer |
KR20210029663A (en) | 2019-09-05 | 2021-03-16 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus |
US11562901B2 (en) | 2019-09-25 | 2023-01-24 | Asm Ip Holding B.V. | Substrate processing method |
CN112593212B (en) | 2019-10-02 | 2023-12-22 | Asm Ip私人控股有限公司 | Method for forming topologically selective silicon oxide film by cyclic plasma enhanced deposition process |
TWI846953B (en) | 2019-10-08 | 2024-07-01 | 荷蘭商Asm Ip私人控股有限公司 | Substrate processing device |
KR20210042810A (en) | 2019-10-08 | 2021-04-20 | 에이에스엠 아이피 홀딩 비.브이. | Reactor system including a gas distribution assembly for use with activated species and method of using same |
KR20210043460A (en) | 2019-10-10 | 2021-04-21 | 에이에스엠 아이피 홀딩 비.브이. | Method of forming a photoresist underlayer and structure including same |
US12009241B2 (en) | 2019-10-14 | 2024-06-11 | Asm Ip Holding B.V. | Vertical batch furnace assembly with detector to detect cassette |
TWI834919B (en) | 2019-10-16 | 2024-03-11 | 荷蘭商Asm Ip私人控股有限公司 | Method of topology-selective film formation of silicon oxide |
US11637014B2 (en) | 2019-10-17 | 2023-04-25 | Asm Ip Holding B.V. | Methods for selective deposition of doped semiconductor material |
KR20210047808A (en) | 2019-10-21 | 2021-04-30 | 에이에스엠 아이피 홀딩 비.브이. | Apparatus and methods for selectively etching films |
KR20210050453A (en) | 2019-10-25 | 2021-05-07 | 에이에스엠 아이피 홀딩 비.브이. | Methods for filling a gap feature on a substrate surface and related semiconductor structures |
US11646205B2 (en) | 2019-10-29 | 2023-05-09 | Asm Ip Holding B.V. | Methods of selectively forming n-type doped material on a surface, systems for selectively forming n-type doped material, and structures formed using same |
KR20210054983A (en) | 2019-11-05 | 2021-05-14 | 에이에스엠 아이피 홀딩 비.브이. | Structures with doped semiconductor layers and methods and systems for forming same |
US11501968B2 (en) | 2019-11-15 | 2022-11-15 | Asm Ip Holding B.V. | Method for providing a semiconductor device with silicon filled gaps |
KR20210062561A (en) | 2019-11-20 | 2021-05-31 | 에이에스엠 아이피 홀딩 비.브이. | Method of depositing carbon-containing material on a surface of a substrate, structure formed using the method, and system for forming the structure |
KR20210065848A (en) | 2019-11-26 | 2021-06-04 | 에이에스엠 아이피 홀딩 비.브이. | Methods for selectivley forming a target film on a substrate comprising a first dielectric surface and a second metallic surface |
CN112951697A (en) | 2019-11-26 | 2021-06-11 | Asm Ip私人控股有限公司 | Substrate processing apparatus |
CN112885692A (en) | 2019-11-29 | 2021-06-01 | Asm Ip私人控股有限公司 | Substrate processing apparatus |
CN112885693A (en) | 2019-11-29 | 2021-06-01 | Asm Ip私人控股有限公司 | Substrate processing apparatus |
JP7527928B2 (en) | 2019-12-02 | 2024-08-05 | エーエスエム・アイピー・ホールディング・ベー・フェー | Substrate processing apparatus and substrate processing method |
KR20210070898A (en) | 2019-12-04 | 2021-06-15 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus |
KR20210078405A (en) | 2019-12-17 | 2021-06-28 | 에이에스엠 아이피 홀딩 비.브이. | Method of forming vanadium nitride layer and structure including the vanadium nitride layer |
US11527403B2 (en) | 2019-12-19 | 2022-12-13 | Asm Ip Holding B.V. | Methods for filling a gap feature on a substrate surface and related semiconductor structures |
KR20210089079A (en) | 2020-01-06 | 2021-07-15 | 에이에스엠 아이피 홀딩 비.브이. | Channeled lift pin |
TW202140135A (en) | 2020-01-06 | 2021-11-01 | 荷蘭商Asm Ip私人控股有限公司 | Gas supply assembly and valve plate assembly |
US11993847B2 (en) | 2020-01-08 | 2024-05-28 | Asm Ip Holding B.V. | Injector |
KR102675856B1 (en) | 2020-01-20 | 2024-06-17 | 에이에스엠 아이피 홀딩 비.브이. | Method of forming thin film and method of modifying surface of thin film |
TW202130846A (en) | 2020-02-03 | 2021-08-16 | 荷蘭商Asm Ip私人控股有限公司 | Method of forming structures including a vanadium or indium layer |
KR20210100010A (en) | 2020-02-04 | 2021-08-13 | 에이에스엠 아이피 홀딩 비.브이. | Method and apparatus for transmittance measurements of large articles |
US11776846B2 (en) | 2020-02-07 | 2023-10-03 | Asm Ip Holding B.V. | Methods for depositing gap filling fluids and related systems and devices |
US11781243B2 (en) | 2020-02-17 | 2023-10-10 | Asm Ip Holding B.V. | Method for depositing low temperature phosphorous-doped silicon |
TW202203344A (en) | 2020-02-28 | 2022-01-16 | 荷蘭商Asm Ip控股公司 | System dedicated for parts cleaning |
KR20210116240A (en) | 2020-03-11 | 2021-09-27 | 에이에스엠 아이피 홀딩 비.브이. | Substrate handling device with adjustable joints |
KR20210116249A (en) | 2020-03-11 | 2021-09-27 | 에이에스엠 아이피 홀딩 비.브이. | lockout tagout assembly and system and method of using same |
CN113394086A (en) | 2020-03-12 | 2021-09-14 | Asm Ip私人控股有限公司 | Method for producing a layer structure having a target topological profile |
KR20210124042A (en) | 2020-04-02 | 2021-10-14 | 에이에스엠 아이피 홀딩 비.브이. | Thin film forming method |
TW202146689A (en) | 2020-04-03 | 2021-12-16 | 荷蘭商Asm Ip控股公司 | Method for forming barrier layer and method for manufacturing semiconductor device |
TW202145344A (en) | 2020-04-08 | 2021-12-01 | 荷蘭商Asm Ip私人控股有限公司 | Apparatus and methods for selectively etching silcon oxide films |
US11821078B2 (en) | 2020-04-15 | 2023-11-21 | Asm Ip Holding B.V. | Method for forming precoat film and method for forming silicon-containing film |
KR20210128343A (en) | 2020-04-15 | 2021-10-26 | 에이에스엠 아이피 홀딩 비.브이. | Method of forming chromium nitride layer and structure including the chromium nitride layer |
US11996289B2 (en) | 2020-04-16 | 2024-05-28 | Asm Ip Holding B.V. | Methods of forming structures including silicon germanium and silicon layers, devices formed using the methods, and systems for performing the methods |
KR20210132600A (en) | 2020-04-24 | 2021-11-04 | 에이에스엠 아이피 홀딩 비.브이. | Methods and systems for depositing a layer comprising vanadium, nitrogen, and a further element |
CN113555279A (en) | 2020-04-24 | 2021-10-26 | Asm Ip私人控股有限公司 | Method of forming vanadium nitride-containing layers and structures including the same |
KR20210132605A (en) | 2020-04-24 | 2021-11-04 | 에이에스엠 아이피 홀딩 비.브이. | Vertical batch furnace assembly comprising a cooling gas supply |
KR20210134226A (en) | 2020-04-29 | 2021-11-09 | 에이에스엠 아이피 홀딩 비.브이. | Solid source precursor vessel |
KR20210134869A (en) | 2020-05-01 | 2021-11-11 | 에이에스엠 아이피 홀딩 비.브이. | Fast FOUP swapping with a FOUP handler |
TW202147543A (en) | 2020-05-04 | 2021-12-16 | 荷蘭商Asm Ip私人控股有限公司 | Semiconductor processing system |
KR20210141379A (en) | 2020-05-13 | 2021-11-23 | 에이에스엠 아이피 홀딩 비.브이. | Laser alignment fixture for a reactor system |
TW202146699A (en) | 2020-05-15 | 2021-12-16 | 荷蘭商Asm Ip私人控股有限公司 | Method of forming a silicon germanium layer, semiconductor structure, semiconductor device, method of forming a deposition layer, and deposition system |
KR20210143653A (en) | 2020-05-19 | 2021-11-29 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus |
KR20210145078A (en) | 2020-05-21 | 2021-12-01 | 에이에스엠 아이피 홀딩 비.브이. | Structures including multiple carbon layers and methods of forming and using same |
TW202200837A (en) | 2020-05-22 | 2022-01-01 | 荷蘭商Asm Ip私人控股有限公司 | Reaction system for forming thin film on substrate |
TW202201602A (en) | 2020-05-29 | 2022-01-01 | 荷蘭商Asm Ip私人控股有限公司 | Substrate processing device |
TW202212620A (en) | 2020-06-02 | 2022-04-01 | 荷蘭商Asm Ip私人控股有限公司 | Apparatus for processing substrate, method of forming film, and method of controlling apparatus for processing substrate |
TW202218133A (en) | 2020-06-24 | 2022-05-01 | 荷蘭商Asm Ip私人控股有限公司 | Method for forming a layer provided with silicon |
TW202217953A (en) | 2020-06-30 | 2022-05-01 | 荷蘭商Asm Ip私人控股有限公司 | Substrate processing method |
KR102707957B1 (en) | 2020-07-08 | 2024-09-19 | 에이에스엠 아이피 홀딩 비.브이. | Method for processing a substrate |
TW202219628A (en) | 2020-07-17 | 2022-05-16 | 荷蘭商Asm Ip私人控股有限公司 | Structures and methods for use in photolithography |
TW202204662A (en) | 2020-07-20 | 2022-02-01 | 荷蘭商Asm Ip私人控股有限公司 | Method and system for depositing molybdenum layers |
US12040177B2 (en) | 2020-08-18 | 2024-07-16 | Asm Ip Holding B.V. | Methods for forming a laminate film by cyclical plasma-enhanced deposition processes |
TW202212623A (en) | 2020-08-26 | 2022-04-01 | 荷蘭商Asm Ip私人控股有限公司 | Method of forming metal silicon oxide layer and metal silicon oxynitride layer, semiconductor structure, and system |
TW202229601A (en) | 2020-08-27 | 2022-08-01 | 荷蘭商Asm Ip私人控股有限公司 | Method of forming patterned structures, method of manipulating mechanical property, device structure, and substrate processing system |
USD990534S1 (en) | 2020-09-11 | 2023-06-27 | Asm Ip Holding B.V. | Weighted lift pin |
USD1012873S1 (en) | 2020-09-24 | 2024-01-30 | Asm Ip Holding B.V. | Electrode for semiconductor processing apparatus |
US12009224B2 (en) | 2020-09-29 | 2024-06-11 | Asm Ip Holding B.V. | Apparatus and method for etching metal nitrides |
KR20220045900A (en) | 2020-10-06 | 2022-04-13 | 에이에스엠 아이피 홀딩 비.브이. | Deposition method and an apparatus for depositing a silicon-containing material |
CN114293174A (en) | 2020-10-07 | 2022-04-08 | Asm Ip私人控股有限公司 | Gas supply unit and substrate processing apparatus including the same |
TW202229613A (en) | 2020-10-14 | 2022-08-01 | 荷蘭商Asm Ip私人控股有限公司 | Method of depositing material on stepped structure |
TW202217037A (en) | 2020-10-22 | 2022-05-01 | 荷蘭商Asm Ip私人控股有限公司 | Method of depositing vanadium metal, structure, device and a deposition assembly |
TW202223136A (en) | 2020-10-28 | 2022-06-16 | 荷蘭商Asm Ip私人控股有限公司 | Method for forming layer on substrate, and semiconductor processing system |
TW202235649A (en) | 2020-11-24 | 2022-09-16 | 荷蘭商Asm Ip私人控股有限公司 | Methods for filling a gap and related systems and devices |
KR20220076343A (en) | 2020-11-30 | 2022-06-08 | 에이에스엠 아이피 홀딩 비.브이. | an injector configured for arrangement within a reaction chamber of a substrate processing apparatus |
CN114639631A (en) | 2020-12-16 | 2022-06-17 | Asm Ip私人控股有限公司 | Fixing device for measuring jumping and swinging |
TW202231903A (en) | 2020-12-22 | 2022-08-16 | 荷蘭商Asm Ip私人控股有限公司 | Transition metal deposition method, transition metal layer, and deposition assembly for depositing transition metal on substrate |
USD980814S1 (en) | 2021-05-11 | 2023-03-14 | Asm Ip Holding B.V. | Gas distributor for substrate processing apparatus |
USD981973S1 (en) | 2021-05-11 | 2023-03-28 | Asm Ip Holding B.V. | Reactor wall for substrate processing apparatus |
USD980813S1 (en) | 2021-05-11 | 2023-03-14 | Asm Ip Holding B.V. | Gas flow control plate for substrate processing apparatus |
USD1023959S1 (en) | 2021-05-11 | 2024-04-23 | Asm Ip Holding B.V. | Electrode for substrate processing apparatus |
USD990441S1 (en) | 2021-09-07 | 2023-06-27 | Asm Ip Holding B.V. | Gas flow control plate |
Citations (68)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5705232A (en) * | 1994-09-20 | 1998-01-06 | Texas Instruments Incorporated | In-situ coat, bake and cure of dielectric material processing system for semiconductor manufacturing |
US5710407A (en) * | 1993-01-21 | 1998-01-20 | Moore Epitaxial, Inc. | Rapid thermal processing apparatus for processing semiconductor wafers |
US6136729A (en) * | 1998-08-12 | 2000-10-24 | Advanced Micro Devices, Inc. | Method for improving semiconductor dielectrics |
US6232248B1 (en) * | 1998-07-03 | 2001-05-15 | Tokyo Electron Limited | Single-substrate-heat-processing method for performing reformation and crystallization |
US6303524B1 (en) * | 2001-02-20 | 2001-10-16 | Mattson Thermal Products Inc. | High temperature short time curing of low dielectric constant materials using rapid thermal processing techniques |
US20020092472A1 (en) * | 1999-02-03 | 2002-07-18 | Symetrix Corporation And Matsushita Electronics Corporation | Method of liquid deposition by selection of liquid viscosity and other precursor properties |
US6444037B1 (en) * | 1996-11-13 | 2002-09-03 | Applied Materials, Inc. | Chamber liner for high temperature processing chamber |
US20020142579A1 (en) * | 2001-01-17 | 2002-10-03 | Vincent Jean Louise | Organosilicon precursors for interlayer dielectric films with low dielectric constants |
US6509259B1 (en) * | 1999-06-09 | 2003-01-21 | Alliedsignal Inc. | Process of using siloxane dielectric films in the integration of organic dielectric films in electronic devices |
US20030054115A1 (en) * | 2001-09-14 | 2003-03-20 | Ralph Albano | Ultraviolet curing process for porous low-K materials |
US20030070690A1 (en) * | 1999-11-12 | 2003-04-17 | Danese Michael J. | Method for treating an object using ultra-violet light |
US20030075524A1 (en) * | 2001-10-15 | 2003-04-24 | Applied Materials, Inc. | Method of photoresist removal in the presence of a dielectric layer having a low k-value |
US6596467B2 (en) * | 2000-09-13 | 2003-07-22 | Shipley Company, L.L.C. | Electronic device manufacture |
US20030224544A1 (en) * | 2001-12-06 | 2003-12-04 | Shipley Company, L.L.C. | Test method |
US20040018319A1 (en) * | 2001-09-14 | 2004-01-29 | Carlo Waldfried | Ultraviolet curing processes for advanced low-k materials |
US6689218B2 (en) * | 2001-10-23 | 2004-02-10 | General Electric Company | Systems for the deposition and curing of coating compositions |
US6692903B2 (en) * | 2000-12-13 | 2004-02-17 | Applied Materials, Inc | Substrate cleaning apparatus and method |
US6734120B1 (en) * | 1999-02-19 | 2004-05-11 | Axcelis Technologies, Inc. | Method of photoresist ash residue removal |
US20040096593A1 (en) * | 2002-11-14 | 2004-05-20 | Lukas Aaron Scott | Non-thermal process for forming porous low dielectric constant films |
US6764718B2 (en) * | 2000-01-31 | 2004-07-20 | Dow Corning Toray Silicone Co., Ltd. | Method for forming thin film from electrically insulating resin composition |
US20040152296A1 (en) * | 2003-02-04 | 2004-08-05 | Texas Instruments Incorporated | Hexamethyldisilazane treatment of low-k dielectric films |
US20040166628A1 (en) * | 2003-02-03 | 2004-08-26 | Park In-Sung | Methods and apparatus for forming dielectric structures in integrated circuits |
US6786974B2 (en) * | 1999-09-22 | 2004-09-07 | Tokyo Electron Limited | Insulating film forming method and insulating film forming apparatus |
US20040175957A1 (en) * | 2003-03-04 | 2004-09-09 | Lukas Aaron Scott | Mechanical enhancement of dense and porous organosilicate materials by UV exposure |
US6818864B2 (en) * | 2002-08-09 | 2004-11-16 | Asm America, Inc. | LED heat lamp arrays for CVD heating |
US20040253839A1 (en) * | 2003-06-11 | 2004-12-16 | Tokyo Electron Limited | Semiconductor manufacturing apparatus and heat treatment method |
US20050064726A1 (en) * | 2003-09-23 | 2005-03-24 | Jason Reid | Method of forming low-k dielectrics |
US20050085094A1 (en) * | 2003-10-20 | 2005-04-21 | Yoo Woo S. | Integrated ashing and implant annealing method using ozone |
US6962871B2 (en) * | 2004-03-31 | 2005-11-08 | Dielectric Systems, Inc. | Composite polymer dielectric film |
US20050272220A1 (en) * | 2004-06-07 | 2005-12-08 | Carlo Waldfried | Ultraviolet curing process for spin-on dielectric materials used in pre-metal and/or shallow trench isolation applications |
US20060018639A1 (en) * | 2003-10-27 | 2006-01-26 | Sundar Ramamurthy | Processing multilayer semiconductors with multiple heat sources |
US20060024976A1 (en) * | 2004-06-07 | 2006-02-02 | Carlo Waldfried | Ultraviolet assisted porogen removal and/or curing processes for forming porous low k dielectrics |
US7000621B1 (en) * | 2002-03-12 | 2006-02-21 | Applied Materials, Inc. | Methods and apparatuses for drying wafer |
US7030468B2 (en) * | 2004-01-16 | 2006-04-18 | International Business Machines Corporation | Low k and ultra low k SiCOH dielectric films and methods to form the same |
US20060141806A1 (en) * | 2004-06-18 | 2006-06-29 | Carlo Waldfried | Apparatus and process for treating dielectric materials |
US7081638B1 (en) * | 2004-10-25 | 2006-07-25 | Advanced Micro Devices, Inc. | System and method to improve uniformity of ultraviolet energy application and method for making the same |
US20060165904A1 (en) * | 2005-01-21 | 2006-07-27 | Asm Japan K.K. | Semiconductor-manufacturing apparatus provided with ultraviolet light-emitting mechanism and method of treating semiconductor substrate using ultraviolet light emission |
US7090966B2 (en) * | 2003-03-26 | 2006-08-15 | Seiko Epson Corporation | Process of surface treatment, surface treating device, surface treated plate, and electro-optic device, and electronic equipment |
US20060183345A1 (en) * | 2005-02-16 | 2006-08-17 | International Business Machines Corporation | Advanced low dielectric constant organosilicon plasma chemical vapor deposition films |
US20060202311A1 (en) * | 2005-03-08 | 2006-09-14 | International Business Machines Corporation | LOW k DIELECTRIC CVD FILM FORMATION PROCESS WITH IN-SITU IMBEDDED NANOLAYERS TO IMPROVE MECHANICAL PROPERTIES |
US20060249078A1 (en) * | 2005-05-09 | 2006-11-09 | Thomas Nowak | High efficiency uv curing system |
US20060274405A1 (en) * | 2005-06-03 | 2006-12-07 | Carlo Waldfried | Ultraviolet curing process for low k dielectric films |
US7166963B2 (en) * | 2004-09-10 | 2007-01-23 | Axcelis Technologies, Inc. | Electrodeless lamp for emitting ultraviolet and/or vacuum ultraviolet radiation |
US7166531B1 (en) * | 2005-01-31 | 2007-01-23 | Novellus Systems, Inc. | VLSI fabrication processes for introducing pores into dielectric materials |
US20070105401A1 (en) * | 2005-11-09 | 2007-05-10 | Tokyo Electron Limited | Multi-step system and method for curing a dielectric film |
US20070109003A1 (en) * | 2005-08-19 | 2007-05-17 | Kla-Tencor Technologies Corp. | Test Pads, Methods and Systems for Measuring Properties of a Wafer |
US7223670B2 (en) * | 2004-08-20 | 2007-05-29 | International Business Machines Corporation | DUV laser annealing and stabilization of SiCOH films |
US20070161230A1 (en) * | 2006-01-10 | 2007-07-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | UV curing of low-k porous dielectrics |
US20070228289A1 (en) * | 2006-03-17 | 2007-10-04 | Applied Materials, Inc. | Apparatus and method for exposing a substrate to uv radiation while monitoring deterioration of the uv source and reflectors |
US20070257205A1 (en) * | 2006-03-17 | 2007-11-08 | Applied Materials, Inc. | Apparatus and method for treating a substrate with uv radiation using primary and secondary reflectors |
US20070264786A1 (en) * | 2006-05-11 | 2007-11-15 | Neng-Kuo Chen | Method of manufacturing metal oxide semiconductor transistor |
US20070286963A1 (en) * | 2005-05-09 | 2007-12-13 | Applied Materials, Inc. | Apparatus and method for exposing a substrate to a rotating irradiance pattern of uv radiation |
US20080063809A1 (en) * | 2006-09-08 | 2008-03-13 | Tokyo Electron Limited | Thermal processing system for curing dielectric films |
US20080067425A1 (en) * | 2006-03-17 | 2008-03-20 | Applied Materials, Inc. | Apparatus and method for exposing a substrate to uv radiation using asymmetric reflectors |
US7405168B2 (en) * | 2005-09-30 | 2008-07-29 | Tokyo Electron Limited | Plural treatment step process for treating dielectric films |
US20080194115A1 (en) * | 2007-02-14 | 2008-08-14 | Tokyo Electon Limited | Processing method and storage medium |
US20080210270A1 (en) * | 2004-06-28 | 2008-09-04 | International Business Machines Corporation | Removing unwanted film from wafer edge region with reactive gas jet |
US20090035705A1 (en) * | 2007-07-30 | 2009-02-05 | Shinichi Ito | Method of forming pattern, method of manufacturing semiconductor device, and cleaning apparatus |
US20090056875A1 (en) * | 2004-12-13 | 2009-03-05 | Novellus Systems, Inc. | Enhanced stripping of low-K films using downstream gas mixing |
US20090075491A1 (en) * | 2007-09-13 | 2009-03-19 | Tokyo Electron Limited | Method for curing a dielectric film |
US20090227118A1 (en) * | 2008-03-06 | 2009-09-10 | Tokyo Electron Limited | Method for removing a pore-generating material from an uncured low-k dielectric film |
US20090226694A1 (en) * | 2008-03-06 | 2009-09-10 | Tokyo Electron Limited | POROUS SiCOH-CONTAINING DIELECTRIC FILM AND A METHOD OF PREPARING |
US20090227119A1 (en) * | 2008-03-06 | 2009-09-10 | Tokyo Electron Limited | Method for curing a porous low dielectric constant dielectric film |
US20090226695A1 (en) * | 2008-03-06 | 2009-09-10 | Tokyo Electron Limited | Method for treating a dielectric film with infrared radiation |
US20100067886A1 (en) * | 2008-09-16 | 2010-03-18 | Tokyo Electron Limited | Ir laser optics system for dielectric treatment module |
US20100068897A1 (en) * | 2008-09-16 | 2010-03-18 | Tokyo Electron Limited | Dielectric treatment platform for dielectric film deposition and curing |
US20100065759A1 (en) * | 2008-09-16 | 2010-03-18 | Tokyo Electron Limited | Dielectric treatment module using scanning ir radiation source |
US20100065758A1 (en) * | 2008-09-16 | 2010-03-18 | Tokyo Electron Limited | Dielectric material treatment system and method of operating |
Family Cites Families (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5024968A (en) * | 1988-07-08 | 1991-06-18 | Engelsberg Audrey C | Removal of surface contaminants by irradiation from a high-energy source |
JPH03125488A (en) * | 1989-10-11 | 1991-05-28 | Oki Electric Ind Co Ltd | Semiconductor light-emitting device and manufacture thereof |
US5967156A (en) * | 1994-11-07 | 1999-10-19 | Krytek Corporation | Processing a surface |
JPH0912305A (en) * | 1995-06-26 | 1997-01-14 | Murata Mfg Co Ltd | Production of metal oxide film having perovskite structure and production of thin-film capacitor |
TW466636B (en) * | 1998-01-20 | 2001-12-01 | Allied Signal Inc | Nanoporous silica dielectric films modified by electron beam exposure and having low dielectric constant and low water content |
JP2000306271A (en) * | 1999-04-22 | 2000-11-02 | Sony Corp | Optical recording medium and its production |
JP2001160548A (en) * | 1999-12-01 | 2001-06-12 | Nec Corp | Method of manufacturing semiconductor device and semiconductor device manufacturing system |
WO2003072668A1 (en) * | 2002-02-27 | 2003-09-04 | Hitachi Chemical Co., Ltd. | Composition for forming silica based coating film, silica based coating film and method for preparation thereof, and electronic parts |
JP2003303799A (en) * | 2002-04-10 | 2003-10-24 | Sony Corp | Surface-cleaning equipment and surface-cleaning method |
KR20030093721A (en) * | 2002-06-05 | 2003-12-11 | 삼성전자주식회사 | Method for Patterning Inter-Metal Dielectric Layer |
US6649921B1 (en) * | 2002-08-19 | 2003-11-18 | Fusion Uv Systems, Inc. | Apparatus and method providing substantially two-dimensionally uniform irradiation |
US6846748B2 (en) * | 2003-05-01 | 2005-01-25 | United Microeletronics Corp. | Method for removing photoresist |
US20040235299A1 (en) * | 2003-05-22 | 2004-11-25 | Axcelis Technologies, Inc. | Plasma ashing apparatus and endpoint detection process |
US7345000B2 (en) * | 2003-10-10 | 2008-03-18 | Tokyo Electron Limited | Method and system for treating a dielectric film |
US7553769B2 (en) * | 2003-10-10 | 2009-06-30 | Tokyo Electron Limited | Method for treating a dielectric film |
TWI238026B (en) * | 2003-12-19 | 2005-08-11 | Ind Tech Res Inst | Structure and fabricating method of a high-dielectric film formed on an organic substrate |
US7291550B2 (en) * | 2004-02-13 | 2007-11-06 | Chartered Semiconductor Manufacturing Ltd. | Method to form a contact hole |
JP4364669B2 (en) * | 2004-02-20 | 2009-11-18 | 富士通マイクロエレクトロニクス株式会社 | Dry etching method |
KR100685734B1 (en) * | 2005-06-07 | 2007-02-26 | 삼성전자주식회사 | Porous spin-on glass composition, method of forming the same and method manufacturing a porous silicon oxide layer using the same |
US7279427B2 (en) * | 2005-08-03 | 2007-10-09 | Tokyo Electron, Ltd. | Damage-free ashing process and system for post low-k etch |
US8039049B2 (en) * | 2005-09-30 | 2011-10-18 | Tokyo Electron Limited | Treatment of low dielectric constant films using a batch processing system |
JP5030478B2 (en) * | 2006-06-02 | 2012-09-19 | 株式会社アルバック | Precursor composition of porous film and preparation method thereof, porous film and preparation method thereof, and semiconductor device |
JP5076452B2 (en) * | 2006-11-13 | 2012-11-21 | 富士通セミコンダクター株式会社 | Manufacturing method of semiconductor device |
JP2009194072A (en) * | 2008-02-13 | 2009-08-27 | Toshiba Corp | Method of manufacturing semiconductor device |
KR101538531B1 (en) * | 2008-03-06 | 2015-07-21 | 도쿄엘렉트론가부시키가이샤 | Method for curing a porous low dielectric constant dielectric film |
TW201030469A (en) * | 2008-12-25 | 2010-08-16 | Jsr Corp | Negative-tone radiation-sensitive composition, cured pattern forming method, and cured pattern |
US9017933B2 (en) * | 2010-03-29 | 2015-04-28 | Tokyo Electron Limited | Method for integrating low-k dielectrics |
-
2011
- 2011-03-25 US US13/072,662 patent/US9017933B2/en not_active Expired - Fee Related
- 2011-03-25 US US13/072,668 patent/US8242460B2/en not_active Expired - Fee Related
- 2011-03-25 US US13/072,663 patent/US20110232677A1/en not_active Abandoned
- 2011-03-28 WO PCT/US2011/030133 patent/WO2011123373A1/en active Application Filing
- 2011-03-28 KR KR1020127027107A patent/KR20130014554A/en not_active Application Discontinuation
- 2011-03-28 JP JP2013502689A patent/JP2013528928A/en active Pending
- 2011-03-29 TW TW100110870A patent/TWI464805B/en not_active IP Right Cessation
-
2016
- 2016-05-23 JP JP2016102785A patent/JP2016167633A/en active Pending
Patent Citations (80)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5710407A (en) * | 1993-01-21 | 1998-01-20 | Moore Epitaxial, Inc. | Rapid thermal processing apparatus for processing semiconductor wafers |
US5705232A (en) * | 1994-09-20 | 1998-01-06 | Texas Instruments Incorporated | In-situ coat, bake and cure of dielectric material processing system for semiconductor manufacturing |
US6444037B1 (en) * | 1996-11-13 | 2002-09-03 | Applied Materials, Inc. | Chamber liner for high temperature processing chamber |
US6232248B1 (en) * | 1998-07-03 | 2001-05-15 | Tokyo Electron Limited | Single-substrate-heat-processing method for performing reformation and crystallization |
US6136729A (en) * | 1998-08-12 | 2000-10-24 | Advanced Micro Devices, Inc. | Method for improving semiconductor dielectrics |
US20020092472A1 (en) * | 1999-02-03 | 2002-07-18 | Symetrix Corporation And Matsushita Electronics Corporation | Method of liquid deposition by selection of liquid viscosity and other precursor properties |
US6734120B1 (en) * | 1999-02-19 | 2004-05-11 | Axcelis Technologies, Inc. | Method of photoresist ash residue removal |
US6509259B1 (en) * | 1999-06-09 | 2003-01-21 | Alliedsignal Inc. | Process of using siloxane dielectric films in the integration of organic dielectric films in electronic devices |
US6786974B2 (en) * | 1999-09-22 | 2004-09-07 | Tokyo Electron Limited | Insulating film forming method and insulating film forming apparatus |
US20030070690A1 (en) * | 1999-11-12 | 2003-04-17 | Danese Michael J. | Method for treating an object using ultra-violet light |
US6764718B2 (en) * | 2000-01-31 | 2004-07-20 | Dow Corning Toray Silicone Co., Ltd. | Method for forming thin film from electrically insulating resin composition |
US6596467B2 (en) * | 2000-09-13 | 2003-07-22 | Shipley Company, L.L.C. | Electronic device manufacture |
US6692903B2 (en) * | 2000-12-13 | 2004-02-17 | Applied Materials, Inc | Substrate cleaning apparatus and method |
US20020142579A1 (en) * | 2001-01-17 | 2002-10-03 | Vincent Jean Louise | Organosilicon precursors for interlayer dielectric films with low dielectric constants |
US6303524B1 (en) * | 2001-02-20 | 2001-10-16 | Mattson Thermal Products Inc. | High temperature short time curing of low dielectric constant materials using rapid thermal processing techniques |
US20030054115A1 (en) * | 2001-09-14 | 2003-03-20 | Ralph Albano | Ultraviolet curing process for porous low-K materials |
US6756085B2 (en) * | 2001-09-14 | 2004-06-29 | Axcelis Technologies, Inc. | Ultraviolet curing processes for advanced low-k materials |
US20040018319A1 (en) * | 2001-09-14 | 2004-01-29 | Carlo Waldfried | Ultraviolet curing processes for advanced low-k materials |
US20030075524A1 (en) * | 2001-10-15 | 2003-04-24 | Applied Materials, Inc. | Method of photoresist removal in the presence of a dielectric layer having a low k-value |
US6689218B2 (en) * | 2001-10-23 | 2004-02-10 | General Electric Company | Systems for the deposition and curing of coating compositions |
US20030224544A1 (en) * | 2001-12-06 | 2003-12-04 | Shipley Company, L.L.C. | Test method |
US7000621B1 (en) * | 2002-03-12 | 2006-02-21 | Applied Materials, Inc. | Methods and apparatuses for drying wafer |
US6818864B2 (en) * | 2002-08-09 | 2004-11-16 | Asm America, Inc. | LED heat lamp arrays for CVD heating |
US7404990B2 (en) * | 2002-11-14 | 2008-07-29 | Air Products And Chemicals, Inc. | Non-thermal process for forming porous low dielectric constant films |
US20040096672A1 (en) * | 2002-11-14 | 2004-05-20 | Lukas Aaron Scott | Non-thermal process for forming porous low dielectric constant films |
US20040096593A1 (en) * | 2002-11-14 | 2004-05-20 | Lukas Aaron Scott | Non-thermal process for forming porous low dielectric constant films |
US20040166628A1 (en) * | 2003-02-03 | 2004-08-26 | Park In-Sung | Methods and apparatus for forming dielectric structures in integrated circuits |
US20040152296A1 (en) * | 2003-02-04 | 2004-08-05 | Texas Instruments Incorporated | Hexamethyldisilazane treatment of low-k dielectric films |
US20040175501A1 (en) * | 2003-03-04 | 2004-09-09 | Lukas Aaron Scott | Mechanical enhancement of dense and porous organosilicate materials by UV exposure |
US20040175957A1 (en) * | 2003-03-04 | 2004-09-09 | Lukas Aaron Scott | Mechanical enhancement of dense and porous organosilicate materials by UV exposure |
US7098149B2 (en) * | 2003-03-04 | 2006-08-29 | Air Products And Chemicals, Inc. | Mechanical enhancement of dense and porous organosilicate materials by UV exposure |
US7090966B2 (en) * | 2003-03-26 | 2006-08-15 | Seiko Epson Corporation | Process of surface treatment, surface treating device, surface treated plate, and electro-optic device, and electronic equipment |
US20040253839A1 (en) * | 2003-06-11 | 2004-12-16 | Tokyo Electron Limited | Semiconductor manufacturing apparatus and heat treatment method |
US20050064726A1 (en) * | 2003-09-23 | 2005-03-24 | Jason Reid | Method of forming low-k dielectrics |
US20050085094A1 (en) * | 2003-10-20 | 2005-04-21 | Yoo Woo S. | Integrated ashing and implant annealing method using ozone |
US20060018639A1 (en) * | 2003-10-27 | 2006-01-26 | Sundar Ramamurthy | Processing multilayer semiconductors with multiple heat sources |
US7030468B2 (en) * | 2004-01-16 | 2006-04-18 | International Business Machines Corporation | Low k and ultra low k SiCOH dielectric films and methods to form the same |
US7282458B2 (en) * | 2004-01-16 | 2007-10-16 | International Business Machines Corporation | Low K and ultra low K SiCOH dielectric films and methods to form the same |
US6962871B2 (en) * | 2004-03-31 | 2005-11-08 | Dielectric Systems, Inc. | Composite polymer dielectric film |
US20060024976A1 (en) * | 2004-06-07 | 2006-02-02 | Carlo Waldfried | Ultraviolet assisted porogen removal and/or curing processes for forming porous low k dielectrics |
US20050272220A1 (en) * | 2004-06-07 | 2005-12-08 | Carlo Waldfried | Ultraviolet curing process for spin-on dielectric materials used in pre-metal and/or shallow trench isolation applications |
US20060141806A1 (en) * | 2004-06-18 | 2006-06-29 | Carlo Waldfried | Apparatus and process for treating dielectric materials |
US20080210270A1 (en) * | 2004-06-28 | 2008-09-04 | International Business Machines Corporation | Removing unwanted film from wafer edge region with reactive gas jet |
US7223670B2 (en) * | 2004-08-20 | 2007-05-29 | International Business Machines Corporation | DUV laser annealing and stabilization of SiCOH films |
US20070284698A1 (en) * | 2004-08-20 | 2007-12-13 | International Business Machines Corporation | DUV LASER ANNEALING AND STABILIZATION OF SiCOH FILMS |
US7166963B2 (en) * | 2004-09-10 | 2007-01-23 | Axcelis Technologies, Inc. | Electrodeless lamp for emitting ultraviolet and/or vacuum ultraviolet radiation |
US7081638B1 (en) * | 2004-10-25 | 2006-07-25 | Advanced Micro Devices, Inc. | System and method to improve uniformity of ultraviolet energy application and method for making the same |
US20090056875A1 (en) * | 2004-12-13 | 2009-03-05 | Novellus Systems, Inc. | Enhanced stripping of low-K films using downstream gas mixing |
US20060165904A1 (en) * | 2005-01-21 | 2006-07-27 | Asm Japan K.K. | Semiconductor-manufacturing apparatus provided with ultraviolet light-emitting mechanism and method of treating semiconductor substrate using ultraviolet light emission |
US7166531B1 (en) * | 2005-01-31 | 2007-01-23 | Novellus Systems, Inc. | VLSI fabrication processes for introducing pores into dielectric materials |
US20060183345A1 (en) * | 2005-02-16 | 2006-08-17 | International Business Machines Corporation | Advanced low dielectric constant organosilicon plasma chemical vapor deposition films |
US20060202311A1 (en) * | 2005-03-08 | 2006-09-14 | International Business Machines Corporation | LOW k DIELECTRIC CVD FILM FORMATION PROCESS WITH IN-SITU IMBEDDED NANOLAYERS TO IMPROVE MECHANICAL PROPERTIES |
US20060249078A1 (en) * | 2005-05-09 | 2006-11-09 | Thomas Nowak | High efficiency uv curing system |
US20070286963A1 (en) * | 2005-05-09 | 2007-12-13 | Applied Materials, Inc. | Apparatus and method for exposing a substrate to a rotating irradiance pattern of uv radiation |
US20060251827A1 (en) * | 2005-05-09 | 2006-11-09 | Applied Materials, Inc. | Tandem uv chamber for curing dielectric materials |
US20060274405A1 (en) * | 2005-06-03 | 2006-12-07 | Carlo Waldfried | Ultraviolet curing process for low k dielectric films |
US20070109003A1 (en) * | 2005-08-19 | 2007-05-17 | Kla-Tencor Technologies Corp. | Test Pads, Methods and Systems for Measuring Properties of a Wafer |
US7405168B2 (en) * | 2005-09-30 | 2008-07-29 | Tokyo Electron Limited | Plural treatment step process for treating dielectric films |
US20070105401A1 (en) * | 2005-11-09 | 2007-05-10 | Tokyo Electron Limited | Multi-step system and method for curing a dielectric film |
US7622378B2 (en) * | 2005-11-09 | 2009-11-24 | Tokyo Electron Limited | Multi-step system and method for curing a dielectric film |
US20100041248A1 (en) * | 2005-11-09 | 2010-02-18 | Tokyo Electron Limited | Multi-step system and method for curing a dielectric film |
US20070161230A1 (en) * | 2006-01-10 | 2007-07-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | UV curing of low-k porous dielectrics |
US20070257205A1 (en) * | 2006-03-17 | 2007-11-08 | Applied Materials, Inc. | Apparatus and method for treating a substrate with uv radiation using primary and secondary reflectors |
US20080067425A1 (en) * | 2006-03-17 | 2008-03-20 | Applied Materials, Inc. | Apparatus and method for exposing a substrate to uv radiation using asymmetric reflectors |
US20070228289A1 (en) * | 2006-03-17 | 2007-10-04 | Applied Materials, Inc. | Apparatus and method for exposing a substrate to uv radiation while monitoring deterioration of the uv source and reflectors |
US20070228618A1 (en) * | 2006-03-17 | 2007-10-04 | Applied Materials, Inc. | Apparatus and method for exposing a substrate to uv radiation using a reflector having both elliptical and parabolic reflective sections |
US20070264786A1 (en) * | 2006-05-11 | 2007-11-15 | Neng-Kuo Chen | Method of manufacturing metal oxide semiconductor transistor |
US20080063809A1 (en) * | 2006-09-08 | 2008-03-13 | Tokyo Electron Limited | Thermal processing system for curing dielectric films |
US20080194115A1 (en) * | 2007-02-14 | 2008-08-14 | Tokyo Electon Limited | Processing method and storage medium |
US20090035705A1 (en) * | 2007-07-30 | 2009-02-05 | Shinichi Ito | Method of forming pattern, method of manufacturing semiconductor device, and cleaning apparatus |
US20090075491A1 (en) * | 2007-09-13 | 2009-03-19 | Tokyo Electron Limited | Method for curing a dielectric film |
US20090227119A1 (en) * | 2008-03-06 | 2009-09-10 | Tokyo Electron Limited | Method for curing a porous low dielectric constant dielectric film |
US20090226695A1 (en) * | 2008-03-06 | 2009-09-10 | Tokyo Electron Limited | Method for treating a dielectric film with infrared radiation |
US20090226694A1 (en) * | 2008-03-06 | 2009-09-10 | Tokyo Electron Limited | POROUS SiCOH-CONTAINING DIELECTRIC FILM AND A METHOD OF PREPARING |
US20090227118A1 (en) * | 2008-03-06 | 2009-09-10 | Tokyo Electron Limited | Method for removing a pore-generating material from an uncured low-k dielectric film |
US7858533B2 (en) * | 2008-03-06 | 2010-12-28 | Tokyo Electron Limited | Method for curing a porous low dielectric constant dielectric film |
US20100067886A1 (en) * | 2008-09-16 | 2010-03-18 | Tokyo Electron Limited | Ir laser optics system for dielectric treatment module |
US20100068897A1 (en) * | 2008-09-16 | 2010-03-18 | Tokyo Electron Limited | Dielectric treatment platform for dielectric film deposition and curing |
US20100065759A1 (en) * | 2008-09-16 | 2010-03-18 | Tokyo Electron Limited | Dielectric treatment module using scanning ir radiation source |
US20100065758A1 (en) * | 2008-09-16 | 2010-03-18 | Tokyo Electron Limited | Dielectric material treatment system and method of operating |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103383188A (en) * | 2012-05-03 | 2013-11-06 | Ap系统股份有限公司 | Apparatus for substrate treatment and heating apparatus |
US9318359B2 (en) | 2012-05-03 | 2016-04-19 | Ap Systems Inc. | Apparatus for substrate treatment and heating apparatus |
CN104813443A (en) * | 2012-12-20 | 2015-07-29 | 英特尔公司 | Epitaxial films on nanoscale structures |
US9865684B2 (en) | 2012-12-20 | 2018-01-09 | Intel Corporation | Nanoscale structure with epitaxial film having a recessed bottom portion |
US20150064917A1 (en) * | 2013-09-04 | 2015-03-05 | Tokyo Electron Limited | UV-Assisted Stripping of Hardened Photoresist to Create Chemical Templates for Directed Self-Assembly |
US10490402B2 (en) * | 2013-09-04 | 2019-11-26 | Tokyo Electron Limited | UV-assisted stripping of hardened photoresist to create chemical templates for directed self-assembly |
US11538684B2 (en) | 2013-09-04 | 2022-12-27 | Tokyo Electron Limited | UV-assisted stripping of hardened photoresist to create chemical templates for directed self-assembly |
US9715172B2 (en) | 2013-10-20 | 2017-07-25 | Tokyo Electron Limited | Use of topography to direct assembly of block copolymers in grapho-epitaxial applications |
US9793137B2 (en) | 2013-10-20 | 2017-10-17 | Tokyo Electron Limited | Use of grapho-epitaxial directed self-assembly applications to precisely cut logic lines |
US9947597B2 (en) | 2016-03-31 | 2018-04-17 | Tokyo Electron Limited | Defectivity metrology during DSA patterning |
Also Published As
Publication number | Publication date |
---|---|
KR20130014554A (en) | 2013-02-07 |
US20110233430A1 (en) | 2011-09-29 |
US20110237080A1 (en) | 2011-09-29 |
WO2011123373A1 (en) | 2011-10-06 |
TWI464805B (en) | 2014-12-11 |
TW201203362A (en) | 2012-01-16 |
JP2013528928A (en) | 2013-07-11 |
US8242460B2 (en) | 2012-08-14 |
US9017933B2 (en) | 2015-04-28 |
JP2016167633A (en) | 2016-09-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8242460B2 (en) | Ultraviolet treatment apparatus | |
US10068765B2 (en) | Multi-step system and method for curing a dielectric film | |
US8895942B2 (en) | Dielectric treatment module using scanning IR radiation source | |
US7858533B2 (en) | Method for curing a porous low dielectric constant dielectric film | |
US7977256B2 (en) | Method for removing a pore-generating material from an uncured low-k dielectric film | |
US8956457B2 (en) | Thermal processing system for curing dielectric films | |
TWI431689B (en) | Method for curing a dielectric film | |
US20100065758A1 (en) | Dielectric material treatment system and method of operating | |
JP5490024B2 (en) | Method of curing porous low dielectric constant dielectric film | |
US20100267231A1 (en) | Apparatus for uv damage repair of low k films prior to copper barrier deposition | |
WO2010033469A2 (en) | Dielectric material treatment saystem and method of operating | |
US20100067886A1 (en) | Ir laser optics system for dielectric treatment module | |
US20100068897A1 (en) | Dielectric treatment platform for dielectric film deposition and curing | |
US20090226695A1 (en) | Method for treating a dielectric film with infrared radiation | |
US20090226694A1 (en) | POROUS SiCOH-CONTAINING DIELECTRIC FILM AND A METHOD OF PREPARING |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TOKYO ELECTRON LIMITED, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LIU, JUNJUN;TOMA, DOREL I.;YUE, HONGYU;REEL/FRAME:026026/0823 Effective date: 20110325 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- AFTER EXAMINER'S ANSWER OR BOARD OF APPEALS DECISION |