US20110127577A1 - Latch-up free vertical TVS diode array structure using trench isolation - Google Patents
Latch-up free vertical TVS diode array structure using trench isolation Download PDFInfo
- Publication number
- US20110127577A1 US20110127577A1 US12/931,434 US93143411A US2011127577A1 US 20110127577 A1 US20110127577 A1 US 20110127577A1 US 93143411 A US93143411 A US 93143411A US 2011127577 A1 US2011127577 A1 US 2011127577A1
- Authority
- US
- United States
- Prior art keywords
- tvs
- epitaxial layer
- isolation trenches
- body region
- array
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000002955 isolation Methods 0.000 title claims abstract description 27
- 230000003071 parasitic effect Effects 0.000 claims abstract description 22
- 239000000758 substrate Substances 0.000 claims abstract description 20
- 238000000034 method Methods 0.000 claims abstract description 15
- 230000001052 transient effect Effects 0.000 claims abstract description 15
- 210000000746 body region Anatomy 0.000 claims abstract description 13
- 238000004519 manufacturing process Methods 0.000 claims abstract description 13
- 239000004065 semiconductor Substances 0.000 claims abstract description 13
- 239000002184 metal Substances 0.000 claims 3
- 238000000151 deposition Methods 0.000 claims 2
- 238000000059 patterning Methods 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 13
- 239000002019 doping agent Substances 0.000 description 10
- 230000015556 catabolic process Effects 0.000 description 5
- 230000000694 effects Effects 0.000 description 3
- 230000009471 action Effects 0.000 description 2
- 230000004075 alteration Effects 0.000 description 2
- 239000000969 carrier Substances 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000001960 triggered effect Effects 0.000 description 2
- 230000008569 process Effects 0.000 description 1
- 230000002441 reversible effect Effects 0.000 description 1
- 230000001629 suppression Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/861—Diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66674—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/66712—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/66727—Vertical DMOS transistors, i.e. VDMOS transistors with a step of recessing the source electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/402—Field plates
- H01L29/407—Recessed field plates, e.g. trench field plates, buried field plates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66674—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/66712—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/66734—Vertical DMOS transistors, i.e. VDMOS transistors with a step of recessing the gate electrode, e.g. to form a trench gate electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7811—Vertical DMOS transistors, i.e. VDMOS transistors with an edge termination structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7816—Lateral DMOS transistors, i.e. LDMOS transistors
- H01L29/7817—Lateral DMOS transistors, i.e. LDMOS transistors structurally associated with at least one other device
- H01L29/782—Lateral DMOS transistors, i.e. LDMOS transistors structurally associated with at least one other device the other device being a Schottky barrier diode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
- H01L29/0619—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE] with a supplementary region doped oppositely to or in rectifying contact with the semiconductor containing or contacting region, e.g. guard rings with PN or Schottky junction
- H01L29/0623—Buried supplementary region, e.g. buried guard ring
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1095—Body region, i.e. base region, of DMOS transistors or IGBTs
Abstract
A method for manufacturing a transient voltage suppressing (TVS) array substantially following a manufacturing process for manufacturing a vertical semiconductor power device. The method includes a step of opening a plurality of isolation trenches in an epitaxial layer of a first conductivity type in a semiconductor substrate followed by applying a body mask for doping a body region having a second conductivity type between two of the isolation trenches. The method further includes a step of applying an source mask for implanting a plurality of doped regions of the first conductivity type constituting a plurality of diodes wherein the isolation trenches isolating and preventing parasitic PNP or NPN transistor due to a latch-up between the doped regions of different conductivity types.
Description
- This patent application is a Divisional application and claims the Priority Date of a co-pending application Ser. No. 11/606,602 filed on Nov. 30, 2006 by common Inventors of this application. The Disclosures made in the patent application Ser. No. 11/606,602 are hereby incorporated by reference.
- 1. Field of the Invention
- The invention relates generally to a circuit configuration and method of manufacturing a transient voltage suppressor (TVS). More particularly, this invention relates to an improved circuit configuration and method of manufacturing vertical TVS array implemented with trench isolation for resolving a technical difficulty of latch-up.
- 2. Description of the Relevant Art
- The conventional technologies for designing and manufacturing a transient voltage suppressor (TVS) array is still confronted with a technical difficulty that the in a TVS array wherein multiple PN junctions diodes are manufactured in a semiconductor substrate by applying a standard COMS processing steps, there are inherent PNP and NPN parasitic transistors. In an ESD event or the occurrence of a transient voltage, with a larger voltage applied to this TVS array, the parasitic NPN or PNP transistors are turned on and latched up, thus causing a sudden and strong voltage snap back. The sudden and large snapback may cause the undesirable effects of system instability or even damages. Additionally, the latch-up of the parasitic NPN or PNP transistors in the TVS array may further lead to other unexpected or undesirable voltage-current transient conditions. The technical difficulties caused by the parasitic PNP or NPN latch-up in the TVS array cannot be easily resolved.
- Specifically, the transient voltage suppressors (TVS) are commonly applied for protecting integrated circuits from damages due to the inadvertent occurrence of an over voltage imposed onto the integrated circuit. An integrated circuit is designed to operate over a normal range of voltages. However, in situations such as electrostatic discharge (ESD), electrical fast transients and lightning, an unexpected and an uncontrollable high voltage may accidentally strike onto the circuit. The TVS devices are required to serve the protection functions to circumvent the damages that are likely to occur to the integrated circuits when such over voltage conditions occur. As increasing number of devices are implemented with the integrated circuits that are vulnerable to over voltage damages, demands for TVS protection are also increased. Exemplary applications of TVS can be found in the USB power and data line protection, Digital video interface, high speed Ethernet, Notebook computers, monitors and flat panel displays.
-
FIGS. 1A and 1B show a circuit diagram and a current-voltage diagram respectively of a TVS device. An idea TVS is to totally block the current, i.e., zero current, when the input voltage Vin is less than the breakdown voltage Vb for minimizing the leakage current. And, ideally, the TVS has close to zero resistance under the circumstance when the input voltage Vin is greater than the breakdown voltage Vb such that the transient voltage can be effectively clamped. A TVS can be implemented with the PN junction device that has a breakdown voltage to allow current conduction when a transient input voltage exceeds the breakdown voltage to achieve the transient voltage protection. However, the PN junction type of TVS has no minority carriers and has a poor clamping performance due to its high resistance as that shown inFIG. 1B . There are alternate TVS implementations with Bipolar NPN/PNP with an avalanche-triggered turning-on of the bipolar transistor. The base is flooded with minority carriers and the bipolar TVS can achieve better clamping voltage as the avalanche current is amplified with the bipolar gain. - With the advancement of electronic technologies, there are increasingly more devices and applications that require TVS diode array for ESD protection, particularly for protecting high bandwidth data buses. Referring to
FIG. 2A for a circuit diagram of a four channel TVS andFIG. 2B for side cross sectional views of device implementation of the TVS array showing only the core of the array device. The TVS array as shown inFIGS. 2A and 2B includes a plurality of high-side and low-side steering diodes connect in series wherein the high-side steering diodes are connected to Vcc and the low-side steering diodes connected to ground potential. Furthermore, these high-side and low-side steering diodes are connected in parallel to a main Zener diode wherein the steering diodes are much smaller and having lower junction capacitance. Additionally, as shown inFIG. 2C , such implementation further generates another problem of latch-up due to the SCR action induced by parasitic PNP and NPN transistors. The main Zener diode breakdown triggers the NPN on which further turns on the SCR resulting latch-up. In high temperature, the high leakage current through the NP junction of the parasitic NPN may also turn on the SCR leading to latch-up even though the NPN is not turned on. To suppressed latch-up due to the SCR action induced by parasitic PNP and NPN transistors, the actual device implementation on a semiconductor substrate requires a lateral extension on the substrate of a distance that may be up to 100 micrometers or more as shown inFIG. 2B and the suppression usually is not effective enough. -
FIGS. 3A and 3B illustrate particular difficulty caused by latch-up through the parasitic PNP transistor in an Ethernet differential protection circuit. In this Ethernet protection circuit, both Vcc and ground pins are floating. However, a parasitic SCR structure is not sufficiently weak in the design that causes a sudden voltage snap back as shown inFIG. 3B . Such sudden and strong snap back may cause undesirable effects of system instability or even damages. The difficulties cannot be easily resolved because the parasitic PNP transistor is inherent in the standard CMOS process and the fact that both Vcc and ground pin floating deteriorates the effect of latch-up. Additional buried layers are required to suppress the gain of the parasitic PNP transistors that causes complicated device configurations and high manufacturing costs. - Therefore, a need still exists in the fields of circuit design and device manufactures for providing a new and improved circuit configuration and manufacturing method to resolve the above-discussed difficulties. Specifically, a need still exists to provide new and improved TVS circuits that can effectively and conveniently prevent the parasitic PNP/NPN transistor latch-up.
- It is therefore an aspect of the present invention to provide a new and improved device structure for a TVS array to implement latch-up isolation trenches to prevent the latch-up of the parasitic PNP-NPN transistors such that the above-discussed difficulties and limitations encountered by the conventional TVS array can be overcome.
- Another aspect of the present invention to provide a TVS array that implemented with isolation trenches between diodes such that the lateral distance between adjacent diodes can be reduced without the concerns of latch-up.
- Briefly in a preferred embodiment this invention discloses a TVS array that includes a plurality of diodes formed as dopant regions of different conductivity types for constituting PN junctions in a semiconductor substrate. The TVS array further includes an isolation trench between the dopant regions for isolating and preventing latch-up of a parasitic PNP or NPN transistor.
- The present invention further discloses a method for manufacturing an electronic device with an integrated transient voltage-suppressing (TVS) array. The method includes a step of manufacturing the TVS array in a semiconductor substrate by doping a plurality of dopant regions of different conductivity types to form diodes between PN junctions between these dopant regions. The method further includes a step of forming an isolation trench between the dopant regions for isolating and preventing a latch-up of a parasitic PNP or NPN transistor between the dopant regions of different conductivity types.
- These and other objects and advantages of the present invention will no doubt become obvious to those of ordinary skill in the art after having read the following detailed description of the preferred embodiment, which is illustrated in the various drawing figures.
-
FIG. 1A is a circuit diagram for showing a conventional TVS device and -
FIG. 1B is an I-V diagram, i.e., a current versus voltage diagram, for illustrating the reverse characteristics of the TVS device. -
FIG. 2A shows a circuit diagram of a TVS array comprising a plurality of high side and low side diodes connected to a plurality of IO pads with a main Zener diode connected in parallel to the high side and low side diodes. -
FIG. 2B is a side cross sectional view for illustrating device implementation of the TVS array ofFIG. 2A according to a conventional device configuration. -
FIG. 2C shows the equivalent circuit diagram for illustrating the potential latch-up of device as implemented inFIG. 2B -
FIG. 3A is a circuit diagram of an Ethernet differential protection circuit that requires both Vcc and GND pins to float, and requires buried layers to suppress gain of parasitic SCR with the protection circuit configured according to structures shown inFIG. 2B . -
FIG. 3B shows an I-V diagram for illustrating an ESD protection or TVS operation when a conventional TVS array is applied that leads to the occurrence of an undesirable sudden and significant snap back. -
FIG. 4 is a side cross sectional view of a TVS array implemented with isolation trenches of this invention that significantly reduced the latch-up of the parasitic PNP or NPN transistors. -
FIG. 5 is a side cross sectional view of another TVS array implemented with isolation trenches of this invention that significantly reduced the latch-up of the parasitic PNP or NPN transistors. -
FIG. 6 is a I-V diagram for illustrating an operation of an ESD protection or TVS operation with significantly reduced snap back because the latch-up is eliminated. - Referring to
FIG. 4 for a side cross sectional view of a new and improved implementation a part of TVS array of this invention. Thepartial TVS array 100 as shown with two channels is supported on a N-epi layer 105 on top of aN+ substrate 101 with the bottom surface connected to ananode terminal 110 at a Vcc voltage. The TVS array is connected between theanode 110 disposed at the bottom surface and acathode terminal 120 disposed at a top surface connected to a ground voltage. TheTVS array 100 further includes a firsthigh side diode 125 and a firstlow side diode 130 connected to afirst IO terminal 135. TheTVS array 100 further includes a secondlow side diode 140 and a secondlow side diode 145 connected to asecond IO terminal 150. The firsthigh side diode 125 is formed as a PN junction between the P+ doped region 125-P and the N-epi 105. The firstlow side diode 130 is formed as a PN junction between an N+ region 135-N and a P-body region 160 disposed below thecathode terminal 120 with thefirst IO pad 135 connected to N+ dopant region 135-N of the firstlow side diode 130 and to the P+ dopant region 125-P of the firsthigh side diode 125. The secondlow side diode 145 is formed as a PN junction between the N+ region 145-N and the P-body region 160 disposed below thecathode terminal 120 with the second 10pad 150 connected to N+ dopant region 145-N of the secondlow side diode 145 and to the P+ dopant region 140-P of the secondhigh side diode 140. AZener diode 170 of a greater area is formed with a PN junction between the P-body 160 and the N-epi. A NPN transistor that can be triggered on byZener diode 170 is formed byN+ emitter region 155,P body region 160 andN+ substrate 101 to conduct large transient current without much resistance. TheTVS array 100 further includes a first isolation trench 180-1 formed between the firsthigh side diode 125 and firstlow side diode 130. TheTVS array 100 further includes a second isolation trench 180-2 formed between the secondhigh side diode 140 and firstlow side diode 145. The isolation trenches prevent the latch-up of the parasitic NPN or PNP transistors that are inherently formed between multiple PN junctions formed by the high side and low side diodes. -
FIG. 5 is a side cross sectional view of new and improved implementation of another TVS array of this invention. Thedevice 100′ inFIG. 5 is similar todevice 100 inFIG. 4 except that there are extra trenches indevice 100′ to provide better isolation.Trenches 180′-1 and 180′-2 separate the low side diodes from the main Zener diode region therefore break down the lateral NPN configured byN+ region 155,P body 160 and low side diode cathode regions 135-N and 145-N. -
FIG. 6 is an I-V diagram for illustrating an operation of an ESD protection or TVS operation with significantly reduced snap back because the latch-up is eliminated. As illustrated in the I-V diagram, theI-V curve 210 shows a sudden snap back due to the latch up of the parasitic NPN or PNP transistors that are likely to turn on with high voltage and current between different doped regions in the substrate in a TVS array. With the isolation trenches 180-1 and 180-2, the latch-up is eliminated and the snap back is greatly reduced. An I-V curve as shown incurve 210 is achieved with unduly causing system instability due to sudden voltage variations when a snap back occurs. - Although the present invention has been described in terms of the presently preferred embodiment, it is to be understood that such disclosure is not to be interpreted as limiting. Various alterations and modifications will no doubt become apparent to those skilled in the art after reading the above disclosure. Accordingly, it is intended that the appended claims be interpreted as covering all alterations and modifications as fall within the true spirit and scope of the invention.
Claims (13)
1. A transient voltage suppressing (TVS) array disposed on a semiconductor substrate supporting an epitaxial layer of a first conductivity type wherein said TVS array further comprising:
a plurality of isolation trenches opened in said epitaxial layer with a body region of a second conductivity type in said epitaxial layer between two of said trenches; and
a Zener doped region in said body region of said first conductivity type for constituting a Zener diode comprising vertically stacked PN junctions for carrying a transient current for suppressing a transient voltage.
2. The TVS array of claim 1 wherein:
said Zener diode is further isolated by two of isolation trenches disposed immediately next to said Zener diode for isolating said Zener diode from another PN junction of said TVS array whereby a latch-up is prevented.
3. The TVS array of claim 1 wherein:
said body region further comprising a low-side diode doped region of said first conductivity type for constituting a low side diode; and
said epitaxial layer further comprising a doped region of said second conductivity type forming a PN junction with said epitaxial layer for constituting a high-side diode for electrically connecting to said low-side diode through an input-output (I/O) contact pad.
4. The TVS array of claim 1 wherein:
said epitaxial layer further comprising vertical PN junctions constituting diodes therein and electrically connecting to electrodes of a first and a second electrical conductivity types for connecting respectively to a high and low voltages disposed separately on a top surface and a bottom surface of said semiconductor substrate.
5. The TVS array of claim 1 wherein:
said semiconductor substrate further comprising a N-type substrate supporting a N-type epitaxial layer to form a plurality of PN junctions in said N-type epitaxial layer as vertical PN junctions in said semiconductor substrate with an anode electrode disposed on a bottom surface of said substrate for connecting to a high voltage and a cathode electrode disposed on a top surface of said substrate for connecting to a low voltage.
6. The TVS array of claim 5 wherein:
said body region is a P-body region disposed between two of said isolation trenches in said N-type epitaxial layer wherein said body region further encompassing a Zener N-doped region to form a vertically stacked PN junctions constituting a Zener diode between two of said isolation trenches.
7. The TVS array of claim 5 wherein:
said body region is a P-body region disposed between two of said isolation trenches in said N-type epitaxial layer wherein said body region further encompassing a N-doped region to form a PN junction with said P-body to function as a low side diode of said TVS array
8. A method for manufacturing a transient voltage suppressing (TVS) array substantially following a manufacturing process for manufacturing a vertical semiconductor power device, the method comprising:
opening a plurality of isolation trenches in an epitaxial layer of a first conductivity type in a semiconductor substrate followed by applying a body mask for doping a body region having a second conductivity type between two of said isolation trenches; and
applying an source mask for implanting a plurality of doped regions of said first conductivity type constituting a plurality of diodes wherein said isolation trenches isolating and preventing parasitic PNP or NPN transistor due to a latch-up between said doped regions of different conductivity types.
9. The method of claim 8 further comprising:
applying a contact mask for implanting doped regions of said second conductivity type away from said body region for constituting high side diodes with said epitaxial layer to connect to said low side diodes encompassed in said body region with input-output (IO) contact pads across said isolation trenches.
10. The method of claim 8 wherein:
said step implanting a plurality of doped regions of said first conductivity type constituting a plurality of diodes in said step further comprising a step of forming a Zener doped region with a greater width wherein said Zener doped region comprising vertically stacked PN junctions for functioning as a Zener diode with said body region in said epitaxial layer.
11. The method of claim 10 wherein:
said step opening a plurality of isolation trenches further comprising a step of opening isolation trenches immediately next to said Zener diode for isolating said Zener diode for preventing said latch-up between said doped regions of different conductivity types.
12. The method of claim 8 further comprising:
depositing a metal layer on a bottom surface of said substrate to function as an electrode for said TVS array.
13. The method of claim 8 further comprising:
depositing a metal layer on a to surface of said substrate and patterning said metal layer to function as input-output contact pads and as an electrode for said TVS array of an opposite conductivity from an electrode formed on said bottom surface of said semiconductor substrate.
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/931,434 US20110127577A1 (en) | 2006-11-30 | 2011-02-01 | Latch-up free vertical TVS diode array structure using trench isolation |
US13/421,608 US8461644B2 (en) | 2006-11-30 | 2012-03-15 | Latch-up free vertical TVS diode array structure using trench isolation |
US13/913,384 US9202938B2 (en) | 2006-11-30 | 2013-06-08 | Latch-up free vertical TVS diode array structure using trench isolation |
US14/939,900 US9461031B1 (en) | 2006-11-30 | 2015-11-12 | Latch-up free vertical TVS diode array structure using trench isolation |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/606,602 US7880223B2 (en) | 2005-02-11 | 2006-11-30 | Latch-up free vertical TVS diode array structure using trench isolation |
US12/931,434 US20110127577A1 (en) | 2006-11-30 | 2011-02-01 | Latch-up free vertical TVS diode array structure using trench isolation |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/606,602 Division US7880223B2 (en) | 2005-02-11 | 2006-11-30 | Latch-up free vertical TVS diode array structure using trench isolation |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/421,608 Division US8461644B2 (en) | 2006-11-30 | 2012-03-15 | Latch-up free vertical TVS diode array structure using trench isolation |
Publications (1)
Publication Number | Publication Date |
---|---|
US20110127577A1 true US20110127577A1 (en) | 2011-06-02 |
Family
ID=39468519
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/606,602 Active 2025-06-19 US7880223B2 (en) | 2005-02-11 | 2006-11-30 | Latch-up free vertical TVS diode array structure using trench isolation |
US12/931,434 Abandoned US20110127577A1 (en) | 2006-11-30 | 2011-02-01 | Latch-up free vertical TVS diode array structure using trench isolation |
US13/421,608 Active US8461644B2 (en) | 2006-11-30 | 2012-03-15 | Latch-up free vertical TVS diode array structure using trench isolation |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/606,602 Active 2025-06-19 US7880223B2 (en) | 2005-02-11 | 2006-11-30 | Latch-up free vertical TVS diode array structure using trench isolation |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/421,608 Active US8461644B2 (en) | 2006-11-30 | 2012-03-15 | Latch-up free vertical TVS diode array structure using trench isolation |
Country Status (7)
Country | Link |
---|---|
US (3) | US7880223B2 (en) |
EP (1) | EP2089903A2 (en) |
JP (1) | JP5333857B2 (en) |
KR (1) | KR101394913B1 (en) |
CN (1) | CN101506974B (en) |
TW (1) | TWI405323B (en) |
WO (1) | WO2008066903A2 (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103474427A (en) * | 2013-09-16 | 2013-12-25 | 杭州士兰集成电路有限公司 | Integrated type one-way ultra-low capacitance TVS device and manufacturing method thereof |
US8698196B2 (en) | 2011-06-28 | 2014-04-15 | Alpha And Omega Semiconductor Incorporated | Low capacitance transient voltage suppressor (TVS) with reduced clamping voltage |
US8710627B2 (en) | 2011-06-28 | 2014-04-29 | Alpha And Omega Semiconductor Incorporated | Uni-directional transient voltage suppressor (TVS) |
US20150034969A1 (en) * | 2013-08-01 | 2015-02-05 | General Electric Company | Method and system for a semiconductor device with integrated transient voltage suppression |
CN105185783A (en) * | 2015-08-20 | 2015-12-23 | 北京燕东微电子有限公司 | Capacitive diode assembly and manufacturing method of the capacitive diode assembly |
CN107346791A (en) * | 2016-05-06 | 2017-11-14 | 北大方正集团有限公司 | The preparation method and transient voltage suppressor of transient voltage suppressor |
US10388781B2 (en) | 2016-05-20 | 2019-08-20 | Alpha And Omega Semiconductor Incorporated | Device structure having inter-digitated back to back MOSFETs |
CN114334956A (en) * | 2022-03-15 | 2022-04-12 | 成都市易冲半导体有限公司 | Isolation protection structure of alternating current power switch with extreme negative voltage resistant high-voltage pin |
Families Citing this family (73)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7781826B2 (en) * | 2006-11-16 | 2010-08-24 | Alpha & Omega Semiconductor, Ltd. | Circuit configuration and manufacturing processes for vertical transient voltage suppressor (TVS) and EMI filter |
US8218276B2 (en) * | 2006-05-31 | 2012-07-10 | Alpha and Omega Semiconductor Inc. | Transient voltage suppressor (TVS) with improved clamping voltage |
US9793256B2 (en) * | 2006-11-30 | 2017-10-17 | Alpha And Omega Semiconductor Incorporated | Optimized configurations to integrate steering diodes in low capacitance transient voltage suppressor (TVS) |
US9202938B2 (en) * | 2006-11-30 | 2015-12-01 | Alpha And Omega Semiconductor Incorporated | Latch-up free vertical TVS diode array structure using trench isolation |
DE102007024355B4 (en) * | 2007-05-24 | 2011-04-21 | Infineon Technologies Ag | Method for producing a protective structure |
WO2008153142A1 (en) * | 2007-06-15 | 2008-12-18 | Rohm Co., Ltd. | Semiconductor device |
US7538395B2 (en) * | 2007-09-21 | 2009-05-26 | Semiconductor Components Industries, L.L.C. | Method of forming low capacitance ESD device and structure therefor |
US7579632B2 (en) * | 2007-09-21 | 2009-08-25 | Semiconductor Components Industries, L.L.C. | Multi-channel ESD device and method therefor |
US7666751B2 (en) * | 2007-09-21 | 2010-02-23 | Semiconductor Components Industries, Llc | Method of forming a high capacitance diode and structure therefor |
JP5365019B2 (en) * | 2008-02-08 | 2013-12-11 | 富士電機株式会社 | Semiconductor device |
JP5264597B2 (en) * | 2008-04-03 | 2013-08-14 | 三菱電機株式会社 | Infrared detector and infrared solid-state imaging device |
US7842969B2 (en) | 2008-07-10 | 2010-11-30 | Semiconductor Components Industries, Llc | Low clamp voltage ESD device and method therefor |
US7955941B2 (en) * | 2008-09-11 | 2011-06-07 | Semiconductor Components Industries, Llc | Method of forming an integrated semiconductor device and structure therefor |
US8089095B2 (en) | 2008-10-15 | 2012-01-03 | Semiconductor Components Industries, Llc | Two terminal multi-channel ESD device and method therefor |
US7812367B2 (en) * | 2008-10-15 | 2010-10-12 | Semiconductor Components Industries, Llc | Two terminal low capacitance multi-channel ESD device |
CN101826716B (en) * | 2009-03-05 | 2014-05-21 | 万国半导体股份有限公司 | Low voltage transient voltage suppresser with potential barrier Zener diode |
US8288839B2 (en) * | 2009-04-30 | 2012-10-16 | Alpha & Omega Semiconductor, Inc. | Transient voltage suppressor having symmetrical breakdown voltages |
US8558276B2 (en) * | 2009-06-17 | 2013-10-15 | Alpha And Omega Semiconductor, Inc. | Bottom source NMOS triggered zener clamp for configuring an ultra-low voltage transient voltage suppressor (TVS) |
FR2953062B1 (en) * | 2009-11-24 | 2011-12-16 | St Microelectronics Tours Sas | LOW VOLTAGE BIDIRECTIONAL PROTECTION DIODE |
US8237193B2 (en) * | 2010-07-15 | 2012-08-07 | Amazing Microelectronic Corp. | Lateral transient voltage suppressor for low-voltage applications |
US8169000B2 (en) * | 2010-07-15 | 2012-05-01 | Amazing Microelectronic Corp. | Lateral transient voltage suppressor with ultra low capacitance |
CN102376702B (en) | 2010-08-20 | 2014-09-17 | 半导体元件工业有限责任公司 | Two-terminal multi-channel ESD device and method thereof |
US8431999B2 (en) * | 2011-03-25 | 2013-04-30 | Amazing Microelectronic Corp. | Low capacitance transient voltage suppressor |
US8664080B2 (en) * | 2011-05-25 | 2014-03-04 | Texas Instruments Incorporated | Vertical ESD protection device |
US8304838B1 (en) * | 2011-08-23 | 2012-11-06 | Amazing Microelectronics Corp. | Electrostatic discharge protection device structure |
CN102290419B (en) * | 2011-08-24 | 2013-02-13 | 浙江大学 | Transient voltage suppressor based on Zener diode |
CN102290417B (en) * | 2011-08-24 | 2012-10-24 | 浙江大学 | Transient voltage suppressor based on DTSCR (Dual Triggered Silicon Controlled Rectifier) |
JP5749616B2 (en) * | 2011-09-27 | 2015-07-15 | セミコンダクター・コンポーネンツ・インダストリーズ・リミテッド・ライアビリティ・カンパニー | Semiconductor device |
CN102332466B (en) * | 2011-10-18 | 2012-10-31 | 宜兴市环洲微电子有限公司 | Double-mesa silicon chip for manufacturing chip |
TWI456736B (en) * | 2011-11-25 | 2014-10-11 | Amazing Microelectronic Corp | Transient voltage suppressor without leakage current |
CN102437156B (en) * | 2011-12-13 | 2014-02-26 | 杭州士兰集成电路有限公司 | Ultralow capacitance transient voltage suppression device and manufacturing method thereof |
CN102593155B (en) * | 2012-03-01 | 2014-03-12 | 浙江大学 | Multi-porous channel current equalizing-based transient voltage suppressor |
CN103367393B (en) * | 2012-03-28 | 2016-04-13 | 上海华虹宏力半导体制造有限公司 | Packet routing device and method of manufacturing technology |
US8779518B2 (en) * | 2012-12-04 | 2014-07-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Apparatus for ESD protection |
US9337178B2 (en) | 2012-12-09 | 2016-05-10 | Semiconductor Components Industries, Llc | Method of forming an ESD device and structure therefor |
GB2525774A (en) | 2013-02-28 | 2015-11-04 | Murata Manufacturing Co | Semiconductor device |
WO2014132939A1 (en) * | 2013-02-28 | 2014-09-04 | 株式会社村田製作所 | Semiconductor device |
CN205081096U (en) | 2013-02-28 | 2016-03-09 | 株式会社村田制作所 | ESD protection device |
JP5843049B2 (en) | 2013-04-05 | 2016-01-13 | 株式会社村田製作所 | ESD protection device |
CN104465643A (en) * | 2013-09-17 | 2015-03-25 | 立锜科技股份有限公司 | Instantaneous voltage straining element and making method thereof |
KR101592232B1 (en) | 2014-02-17 | 2016-02-05 | 주식회사 시지트로닉스 | Method of manufacturing low capacitance TVS and Devices using the method |
US10103540B2 (en) * | 2014-04-24 | 2018-10-16 | General Electric Company | Method and system for transient voltage suppression devices with active control |
TWI563627B (en) * | 2014-06-13 | 2016-12-21 | Richtek Technology Corp | Transient voltage suppression device and manufacturing method thereof |
CN105185782B (en) * | 2015-08-20 | 2018-05-11 | 北京燕东微电子有限公司 | Capacitive diode assembly and its manufacture method |
TWI580002B (en) * | 2015-08-26 | 2017-04-21 | 立錡科技股份有限公司 | Transient Voltage Suppression Device and Manufacturing Method Thereof |
US9640523B2 (en) | 2015-09-08 | 2017-05-02 | Hong Kong Applied Science and Technology Research Institute Company Limited | Lateral-diode, vertical-SCR hybrid structure for high-level ESD protection |
US10217733B2 (en) | 2015-09-15 | 2019-02-26 | Semiconductor Components Industries, Llc | Fast SCR structure for ESD protection |
CN105489612B (en) * | 2015-12-07 | 2019-07-23 | 上海长园维安微电子有限公司 | Low dark curient low-capacitance TVS array based on SOI substrate and preparation method thereof |
TWI584382B (en) * | 2016-02-01 | 2017-05-21 | 力祥半導體股份有限公司 | Diode device of transient voltage suppressor and manufacturing method thereof |
US10043793B2 (en) * | 2016-02-03 | 2018-08-07 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor device and circuit |
TWI675448B (en) | 2016-04-14 | 2019-10-21 | 力智電子股份有限公司 | Multi-channel transient voltage suppressors |
CN105932010B (en) * | 2016-05-10 | 2018-09-18 | 北京燕东微电子有限公司 | Transient Voltage Suppressor |
CN106169508B (en) * | 2016-08-31 | 2022-12-20 | 北京燕东微电子有限公司 | Bidirectional ultra-low capacitance transient voltage suppressor and manufacturing method thereof |
US10347621B2 (en) * | 2016-10-12 | 2019-07-09 | Texas Instruments Incorporated | Electrostatic discharge guard ring with snapback protection |
US10211199B2 (en) | 2017-03-31 | 2019-02-19 | Alpha And Omega Semiconductor (Cayman) Ltd. | High surge transient voltage suppressor |
US10062682B1 (en) | 2017-05-25 | 2018-08-28 | Alpha And Omega Semiconductor (Cayman) Ltd. | Low capacitance bidirectional transient voltage suppressor |
US10157904B2 (en) | 2017-03-31 | 2018-12-18 | Alpha And Omega Semiconductor (Cayman) Ltd. | High surge bi-directional transient voltage suppressor |
CN107316863B (en) * | 2017-07-12 | 2019-05-07 | 新昌县佳良制冷配件厂 | Transient Voltage Suppressor and preparation method thereof |
US10141300B1 (en) | 2017-10-19 | 2018-11-27 | Alpha And Omega Semiconductor (Cayman) Ltd. | Low capacitance transient voltage suppressor |
TWI737915B (en) | 2018-06-05 | 2021-09-01 | 源芯半導體股份有限公司 | Transient voltage suppression device |
CN109065541B (en) * | 2018-07-17 | 2021-04-13 | 张辉 | Bidirectional transient voltage suppressor and preparation method thereof |
JP6968042B2 (en) * | 2018-07-17 | 2021-11-17 | 三菱電機株式会社 | SiC-SOI device and its manufacturing method |
US10573635B2 (en) | 2018-07-23 | 2020-02-25 | Amazing Microelectronics Corp. | Transient voltage suppression device with improved electrostatic discharge (ESD) robustness |
CN109326592B (en) * | 2018-10-26 | 2020-08-28 | 南京溧水高新创业投资管理有限公司 | Transient voltage suppressor and method of manufacturing the same |
US10825805B2 (en) * | 2018-10-26 | 2020-11-03 | Alpha & Omega Semiconductor (Cayman) Ltd. | Low capacitance transient voltage suppressor including a punch-through silicon controlled rectifier as low-side steering diode |
CN111446691B (en) * | 2019-01-17 | 2023-12-01 | 源芯半导体股份有限公司 | Transient voltage suppression element |
RU2698741C1 (en) * | 2019-01-30 | 2019-08-29 | Акционерное общество "Научно-исследовательский институт молекулярной электроники" | Manufacturing method of vertical low-voltage voltage limiter |
TWI765166B (en) * | 2019-07-16 | 2022-05-21 | 源芯半導體股份有限公司 | Transient voltage suppression device |
CN111696982B (en) * | 2020-06-09 | 2023-10-03 | 深圳能芯半导体有限公司 | Substrate separation N-type power tube ESD circuit and setting method |
US11349017B2 (en) | 2020-06-23 | 2022-05-31 | Amazing Microelectronic Corp. | Bidirectional electrostatic discharge (ESD) protection device |
US20230168298A1 (en) * | 2021-11-29 | 2023-06-01 | Amazing Microelectronic Corp. | Diode test module for monitoring leakage current and its method thereof |
CN114759026B (en) * | 2022-04-21 | 2023-04-28 | 电子科技大学 | Novel double-hysteresis electrostatic protection device |
CN117174761B (en) * | 2023-11-02 | 2024-01-05 | 富芯微电子有限公司 | Voltage asymmetric bidirectional TVS device and manufacturing method thereof |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4862233A (en) * | 1986-06-18 | 1989-08-29 | Nissan Motor Company Limited | Integrated circuit device having vertical MOS provided with Zener diode |
US6338986B1 (en) * | 1998-08-25 | 2002-01-15 | Sharp Kabushiki Kaisha | Electrostatic discharge protection device for semiconductor integrated circuit method for producing the same and electrostatic discharge protection circuit using the same |
US20050062101A1 (en) * | 2003-08-29 | 2005-03-24 | Akio Sugi | Semiconductor device |
US20050167742A1 (en) * | 2001-01-30 | 2005-08-04 | Fairchild Semiconductor Corp. | Power semiconductor devices and methods of manufacture |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2689317B1 (en) * | 1992-03-26 | 1994-06-17 | Sgs Thomson Microelectronics | INTEGRATED CIRCUIT CONSTITUTING A NETWORK OF PROTECTION DIODES. |
JPH06291337A (en) * | 1993-03-31 | 1994-10-18 | Nec Kansai Ltd | Voltage regulation |
FR2708145B1 (en) * | 1993-07-21 | 1995-10-06 | Sgs Thomson Microelectronics | Monolithic component comprising a protective diode in parallel with a plurality of pairs of diodes in series. |
EP0864178A4 (en) * | 1995-10-02 | 2001-10-10 | Siliconix Inc | Trench-gated mosfet including integral temperature detection diode |
JP3904676B2 (en) * | 1997-04-11 | 2007-04-11 | 株式会社ルネサステクノロジ | Method for manufacturing trench type element isolation structure and trench type element isolation structure |
US6515345B2 (en) | 2001-02-21 | 2003-02-04 | Semiconductor Components Industries Llc | Transient voltage suppressor with diode overlaying another diode for conserving space |
US6683334B2 (en) | 2002-03-12 | 2004-01-27 | Microsemi Corporation | Compound semiconductor protection device for low voltage and high speed data lines |
TW561608B (en) * | 2002-11-01 | 2003-11-11 | Silicon Integrated Sys Corp | Electrostatic discharge protection apparatus for too-high or too-low input voltage reference level |
US6891207B2 (en) * | 2003-01-09 | 2005-05-10 | International Business Machines Corporation | Electrostatic discharge protection networks for triple well semiconductor devices |
US6867436B1 (en) | 2003-08-05 | 2005-03-15 | Protek Devices, Lp | Transient voltage suppression device |
JP4423466B2 (en) * | 2004-02-17 | 2010-03-03 | 富士電機システムズ株式会社 | Semiconductor device |
-
2006
- 2006-11-30 US US11/606,602 patent/US7880223B2/en active Active
-
2007
- 2007-10-26 TW TW096140392A patent/TWI405323B/en active
- 2007-11-30 EP EP07867586A patent/EP2089903A2/en not_active Withdrawn
- 2007-11-30 KR KR1020097012853A patent/KR101394913B1/en active IP Right Grant
- 2007-11-30 WO PCT/US2007/024621 patent/WO2008066903A2/en active Application Filing
- 2007-11-30 JP JP2009539339A patent/JP5333857B2/en active Active
- 2007-11-30 CN CN2007800317560A patent/CN101506974B/en not_active Expired - Fee Related
-
2011
- 2011-02-01 US US12/931,434 patent/US20110127577A1/en not_active Abandoned
-
2012
- 2012-03-15 US US13/421,608 patent/US8461644B2/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4862233A (en) * | 1986-06-18 | 1989-08-29 | Nissan Motor Company Limited | Integrated circuit device having vertical MOS provided with Zener diode |
US6338986B1 (en) * | 1998-08-25 | 2002-01-15 | Sharp Kabushiki Kaisha | Electrostatic discharge protection device for semiconductor integrated circuit method for producing the same and electrostatic discharge protection circuit using the same |
US20050167742A1 (en) * | 2001-01-30 | 2005-08-04 | Fairchild Semiconductor Corp. | Power semiconductor devices and methods of manufacture |
US20050062101A1 (en) * | 2003-08-29 | 2005-03-24 | Akio Sugi | Semiconductor device |
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9978740B2 (en) | 2011-06-28 | 2018-05-22 | Alpha And Omega Semiconductor Incorporated | Uni-directional transient voltage suppressor (TVS) |
US8698196B2 (en) | 2011-06-28 | 2014-04-15 | Alpha And Omega Semiconductor Incorporated | Low capacitance transient voltage suppressor (TVS) with reduced clamping voltage |
US8710627B2 (en) | 2011-06-28 | 2014-04-29 | Alpha And Omega Semiconductor Incorporated | Uni-directional transient voltage suppressor (TVS) |
US8822300B2 (en) | 2011-06-28 | 2014-09-02 | Alpha And Omega Semiconductor Incorporated | Low capacitance transient voltage suppressor (TVS) with reduced clamping voltage |
US9000481B2 (en) | 2011-06-28 | 2015-04-07 | Alpha And Omega Semiconductor Incorporated | Low capacitance transient voltage suppressor (TVS) with reduced clamping voltage |
US9391061B2 (en) | 2011-06-28 | 2016-07-12 | Alpha And Omega Semiconductor Incorporated | Uni-directional transient voltage suppressor (TVS) |
US20150034969A1 (en) * | 2013-08-01 | 2015-02-05 | General Electric Company | Method and system for a semiconductor device with integrated transient voltage suppression |
US9508841B2 (en) * | 2013-08-01 | 2016-11-29 | General Electric Company | Method and system for a semiconductor device with integrated transient voltage suppression |
US10186509B2 (en) | 2013-08-01 | 2019-01-22 | General Electric Company | Method and system for a semiconductor device with integrated transient voltage suppression |
CN103474427A (en) * | 2013-09-16 | 2013-12-25 | 杭州士兰集成电路有限公司 | Integrated type one-way ultra-low capacitance TVS device and manufacturing method thereof |
CN105185783A (en) * | 2015-08-20 | 2015-12-23 | 北京燕东微电子有限公司 | Capacitive diode assembly and manufacturing method of the capacitive diode assembly |
CN107346791A (en) * | 2016-05-06 | 2017-11-14 | 北大方正集团有限公司 | The preparation method and transient voltage suppressor of transient voltage suppressor |
US10388781B2 (en) | 2016-05-20 | 2019-08-20 | Alpha And Omega Semiconductor Incorporated | Device structure having inter-digitated back to back MOSFETs |
CN114334956A (en) * | 2022-03-15 | 2022-04-12 | 成都市易冲半导体有限公司 | Isolation protection structure of alternating current power switch with extreme negative voltage resistant high-voltage pin |
Also Published As
Publication number | Publication date |
---|---|
WO2008066903A3 (en) | 2008-07-31 |
TW200828569A (en) | 2008-07-01 |
WO2008066903A2 (en) | 2008-06-05 |
KR20090091784A (en) | 2009-08-28 |
CN101506974A (en) | 2009-08-12 |
JP5333857B2 (en) | 2013-11-06 |
EP2089903A2 (en) | 2009-08-19 |
US8461644B2 (en) | 2013-06-11 |
US20120168900A1 (en) | 2012-07-05 |
JP2010512003A (en) | 2010-04-15 |
KR101394913B1 (en) | 2014-05-27 |
CN101506974B (en) | 2013-04-10 |
US7880223B2 (en) | 2011-02-01 |
US20070073807A1 (en) | 2007-03-29 |
TWI405323B (en) | 2013-08-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7880223B2 (en) | Latch-up free vertical TVS diode array structure using trench isolation | |
US9461031B1 (en) | Latch-up free vertical TVS diode array structure using trench isolation | |
US7554839B2 (en) | Symmetric blocking transient voltage suppressor (TVS) using bipolar transistor base snatch | |
US10354990B2 (en) | Optimized configurations to integrate steering diodes in low capacitance transient voltage suppressor (TVS) | |
US20090115018A1 (en) | Transient voltage suppressor manufactured in silicon on oxide (SOI) layer | |
US8431958B2 (en) | Optimized configurations to integrate steering diodes in low capacitance transient voltage suppressor (TVS) | |
US8981425B2 (en) | Optimized configurations to integrate steering diodes in low capacitance transient voltage suppressor (TVS) | |
US8637899B2 (en) | Method and apparatus for protection and high voltage isolation of low voltage communication interface terminals | |
US8218276B2 (en) | Transient voltage suppressor (TVS) with improved clamping voltage | |
US8338854B2 (en) | TVS with low capacitance and forward voltage drop with depleted SCR as steering diode | |
US10205017B2 (en) | Bottom source NMOS triggered Zener clamp for configuring an ultra-low voltage transient voltage suppressor (TVS) | |
WO2007142940A2 (en) | Circuit configurations to reduce snapback of a transient voltage suppressor | |
US10141300B1 (en) | Low capacitance transient voltage suppressor | |
US8859361B1 (en) | Symmetric blocking transient voltage suppressor (TVS) using bipolar NPN and PNP transistor base snatch | |
US20220208750A1 (en) | Low capacitance transient voltage suppressor with high holding voltage | |
US20220005803A1 (en) | Electro-static discharge protection devices having a low trigger voltage | |
KR20010029964A (en) | An input/output protection device for a semiconductor integrated circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |