US20110108957A1 - Semiconductor substrate, semiconductor device and method of manufacturing the same - Google Patents
Semiconductor substrate, semiconductor device and method of manufacturing the same Download PDFInfo
- Publication number
- US20110108957A1 US20110108957A1 US12/926,772 US92677210A US2011108957A1 US 20110108957 A1 US20110108957 A1 US 20110108957A1 US 92677210 A US92677210 A US 92677210A US 2011108957 A1 US2011108957 A1 US 2011108957A1
- Authority
- US
- United States
- Prior art keywords
- semiconductor
- grooves
- semiconductor device
- substrate
- semiconductor substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K26/00—Working by laser beam, e.g. welding, cutting or boring
- B23K26/60—Preliminary treatment
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K26/00—Working by laser beam, e.g. welding, cutting or boring
- B23K26/36—Removing material
- B23K26/40—Removing material taking account of the properties of the material involved
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K26/00—Working by laser beam, e.g. welding, cutting or boring
- B23K26/50—Working by transmitting the laser beam through or within the workpiece
- B23K26/53—Working by transmitting the laser beam through or within the workpiece for modifying or reforming the material inside the workpiece, e.g. for producing break initiation cracks
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B28—WORKING CEMENT, CLAY, OR STONE
- B28D—WORKING STONE OR STONE-LIKE MATERIALS
- B28D5/00—Fine working of gems, jewels, crystals, e.g. of semiconductor material; apparatus or devices therefor
- B28D5/0005—Fine working of gems, jewels, crystals, e.g. of semiconductor material; apparatus or devices therefor by breaking, e.g. dicing
- B28D5/0011—Fine working of gems, jewels, crystals, e.g. of semiconductor material; apparatus or devices therefor by breaking, e.g. dicing with preliminary treatment, e.g. weakening by scoring
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
- B81C1/00—Manufacture or treatment of devices or systems in or on a substrate
- B81C1/00865—Multistep processes for the separation of wafers into individual elements
- B81C1/00888—Multistep processes involving only mechanical separation, e.g. grooving followed by cleaving
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K2103/00—Materials to be soldered, welded or cut
- B23K2103/50—Inorganic material, e.g. metals, not provided for in B23K2103/02 – B23K2103/26
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/1015—Shape
- H01L2924/10155—Shape being other than a cuboid
- H01L2924/10158—Shape being other than a cuboid at the passive surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16195—Flat cap [not enclosing an internal cavity]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/162—Disposition
- H01L2924/16235—Connecting to a semiconductor or solid-state bodies, i.e. cap-to-chip
Definitions
- the present invention relates to a semiconductor substrate, a semiconductor device, and a method of manufacturing the same.
- MEMS microelectromechanical system
- MEMS pressure sensors and MEMS accelerometers.
- a plurality of such sensors is concurrently formed in a semiconductor wafer process so as to acquire a diaphragm structure or a beam structure, and is subsequently individually separated.
- the most common method involves rotating a circular dicing saw to which diamond or c-BN particles are secured at high speed to perform a fracturing process. The process is performed while running water for removing fractured waste and suppressing frictional heat.
- diaphragm structures and beam structures are structurally fragile, there is a risk that the pressure generated by the water may destroy the structures.
- Japanese Patent No. 3408805 discloses a method involving using a laser beam to form a modified region in a semiconductor substrate through multiple photon absorption and performing separation at cleavages originating at the modified region.
- Multiple photon absorption is a phenomenon in which absorption occurs in a material when light intensity is significantly increased even in a case where light energy is lower than an absorption band gap of the material or, in other words, in a case of entering an optically transmissive state.
- a focal point of a laser beam 108 is set to the inside of a semiconductor substrate 101 at a portion of a separating line 104 that individually separates a plurality of semiconductor elements 102 formed on the semiconductor substrate 101 to cause multiple photon absorption in a thickness direction.
- a modified region 109 along the separating line 104 is formed inside the substrate and a crack 110 originating at the modified region 109 is created.
- Another method is to reduce the thickness of a processed portion by forming, in advance, a groove on a separating line through anisotropic etching or the like.
- anisotropic etching is performed after forming an etching protective film on a semiconductor substrate on a (100)-oriented surface so as to expose longitudinal and lateral separating line portions.
- etching is stopped at a (111)-oriented surface and a V-groove having an inclination angle of 54.7 degrees is formed.
- the semiconductor substrate can be separated along the V-groove, i.e., along the separating line.
- Japanese Patent Laid-Open No. 2004-186340 discloses the formation of continuous-line first grooves and broken-line second grooves as scribe grooves on separating lines on a substrate.
- Japanese Utility Model Laid-Open No. H04-109537 discloses the formation of continuous cut grooves and discontinuous cut grooves on separating lines of a substrate on which a semiconductor device having a diaphragm is formed.
- the continuous grooves are not uniformly disposed with respect to the four sides of individual semiconductor devices to be separated, stress tends to concentrate on sides on which the continuous grooves are formed and damage originating at such sides may occur in the semiconductor device.
- the formation of continuous grooves causes deterioration in strength and may lead to damage to the semiconductor substrate during handling.
- Japanese Patent Laid-Open No. 2004-165227 discloses the formation of two grooves on separating lines on a substrate corresponding to each of the four sides of each semiconductor device.
- the grooves are not continuous, the rectilinearity of separation decreases, resulting in nonuniform shapes of semiconductor devices after separation and, in particular, inhomogeneous dimensions of the respective sides.
- the pick-up rate of collets picked up at the sides of semiconductor devices in a subsequent process declines, resulting in lower productivity.
- the present invention is made in consideration of the disadvantages described above, and an object thereof is to improve process takt without decreasing separation quality when separating a semiconductor substrate on which a plurality of semiconductor elements are formed into individual semiconductor elements and forming individual semiconductor devices.
- a semiconductor substrate according to the present invention is a semiconductor substrate on which a plurality of semiconductor elements in which functional elements are constructed are formed in a grid pattern, wherein linear grooves are formed on longitudinal and lateral separating lines that individually separate the plurality of semiconductor elements with the exception of intersections of the separating lines.
- a method of manufacturing a semiconductor device includes the steps of: forming linear grooves by anisotropic etching, in a semiconductor substrate on which a plurality of semiconductor elements in which functional elements are constructed are formed in a grid pattern, on longitudinal and lateral separating lines that individually separate the plurality of semiconductor elements with the exception of intersections of the separating lines; forming a modified region inside the substrate by irradiating, after forming the grooves, a laser beam along each separating line while at the same time focusing the laser beam to the inside of the substrate; and forming individual semiconductor devices by applying, after forming the modified region, external force to the semiconductor substrate to separate the semiconductor substrate along each separating line.
- grooves are formed with the exception of intersections of the separating lines or, in other words, since groove intersections where it is extremely difficult to control etching have been removed, the formation of grooves can be performed in an extremely easy and stable manner.
- separation can now be performed with good rectilinearity and in a stable manner.
- the grooves can be continuously formed with the exception of portions corresponding to corners of each semiconductor element. Additionally, the grooves can be continuously formed with the exception of portions corresponding to the outer periphery of each semiconductor element.
- a structure may be adopted in which the substrate is partially thinned, such as a diaphragm structure having a depression on a rear face-side of each semiconductor element.
- the number of laser beam scans on a groove formation portion can be set lower than the number of laser beam scans on a groove nonformation portion.
- the method of manufacturing a semiconductor device includes the step of forming a depression constituting a diaphragm structure on a rear face-side of each semiconductor element by anisotropic etching, the step of forming the grooves can be performed concurrently with the step of forming the depression.
- a semiconductor device manufactured as described above and having a notched portion that is continuous with the exception of corners, on each side of the rear face of a substrate opposite to a semiconductor element also constitutes a part of the present invention.
- a die bond material can be kept from creeping up to a device-side face during mounting of the substrate.
- notched portions are absent in corners, there is no decrease in area of the rear face of the device and bonding area can be secured.
- a semiconductor device having a diaphragm structure provided with a depression on a rear face-side of the semiconductor element also constitutes a part of the present invention.
- FIG. 1 is a plan view of a semiconductor substrate according to an embodiment of the present invention.
- FIG. 2 is a partial enlarged plan view showing the semiconductor substrate
- FIG. 3 is a cross-sectional view of the semiconductor substrate taken along A-A′ in FIG. 2 ;
- FIG. 4 is a cross-sectional view of the semiconductor substrate taken along B-B′ in FIG. 2 ;
- FIGS. 5( a )-( f ) are process cross-sectional views showing the semiconductor substrate and a method of manufacturing a semiconductor device from the semiconductor substrate;
- FIGS. 6A and B are cross-sectional views showing, in detail, a part of the method of manufacturing the semiconductor device
- FIG. 7 is a plan view and cross-sectional views of the semiconductor device
- FIGS. 8A and B are cross-sectional views showing a state in which the semiconductor device is mounted on a mounting substrate
- FIGS. 9A and B are process cross-sectional views showing another method of manufacturing a semiconductor device
- FIG. 10 is a plan view of a semiconductor substrate according to another embodiment of the present invention.
- FIG. 11 is a partial enlarged plan view showing the semiconductor substrate
- FIG. 12 is a cross-sectional view of the semiconductor substrate taken along A-A′ in FIG. 11 ;
- FIG. 13 is a cross-sectional view of the semiconductor substrate taken along B-B′ in FIG. 11 ;
- FIGS. 14( a )-( f ) are process cross-sectional views showing the semiconductor substrate and a method of manufacturing a semiconductor device from the semiconductor substrate;
- FIGS. 15A and B are cross-sectional views showing, in detail, a part of the method of manufacturing the semiconductor device
- FIG. 16 is a plan view and cross-sectional views of the semiconductor device
- FIG. 17 is a cross-sectional view showing a state in which the semiconductor device is mounted on a mounting substrate
- FIGS. 18A and B are process cross-sectional views showing another method of manufacturing a semiconductor device.
- FIG. 19A is a plan view
- FIG. 19B is a cross-sectional view, showing a conventional semiconductor substrate and a method of separating the same.
- a semiconductor substrate 1 is made up of Si monocrystals, and a plurality of semiconductor elements 2 in which functional elements are constructed are formed in a grid pattern on one of the faces of the semiconductor substrate 1 .
- the portions of the semiconductor elements 2 become diaphragm pressure sensors (semiconductor devices) after separation.
- the semiconductor elements 2 themselves are made thin so as to become sensing sections, while depressions 5 are formed on rear face-sides of the semiconductor elements 2 , constituting diaphragm structures.
- An example of such a diaphragm pressure sensor is a microphone sensor, in which air vibrated by sound vibrates a diaphragm, and the displacement of the diaphragm varies the capacity of a conductor between a receiving-side diaphragm and a vibrating-side diaphragm to convert the sound into a vibrational frequency and an electrical signal.
- Separating lines 4 separating the plurality of semiconductor elements 2 extend in longitudinal and lateral directions so as to bisect each other at right angles.
- Linear grooves 3 are formed on the respective separating lines 4 with the exception of the intersections of the separating lines 4 .
- the grooves 3 are continuously formed on the separating lines 4 along the respective sides of the semiconductor elements 2 with the exception of corners of the semiconductor elements 2 .
- the semiconductor substrate 1 and a method of manufacturing a semiconductor device from the semiconductor substrate 1 will now be described.
- etching masks 6 are formed on the semiconductor substrate 1 (refer to FIG. 1) on which the plurality of semiconductor elements 2 are formed in a grid pattern and separated by the separating lines 4 .
- the etching masks 6 are formed by, for example, forming a silicon oxide film or the like by a CVD method and subsequently performing patterning using a lithographic technique so that apertures are provided in areas in which the aforementioned depressions 5 and the grooves 3 are to be formed.
- etching masks are to be retained across the entire surface of the face on which the semiconductor elements 2 are formed.
- the depressions 5 and the grooves 3 are formed by anisotropic etching.
- a KOH solution or a TMAH (tetra-methyl ammonium hydroxide) solution is used for anisotropic etching.
- the grooves 3 are formed with the exception of the intersections of the separating lines 4 as described above, the grooves 3 do not have any intersecting portions.
- etch stop is possible at a desired depth even if the grooves 3 are formed concurrently with the depressions 5 having a different etching depth.
- the depth and the width of the grooves 3 are determined by the width of the aperture of the etching masks 6 .
- the etching masks 6 are removed as shown in FIG. 5( c ). While the removal is performed using a BHF solution or the like, the etching masks 6 may be retained if this does not pose any problems.
- the semiconductor substrate 1 is mounted on a dicing tape 7 , and a laser beam 8 is irradiated along each separating line 4 and at the same time focused on the inside of the semiconductor substrate 1 to form modified regions 9 inside the semiconductor substrate 1 .
- the laser beam 8 is arranged to scan along the longitudinal direction of the grooves 3 while moving the focus of the laser beam 8 in the thickness-direction of the substrate so that microcracks originating at the modified regions 9 develop towards the grooves 3 .
- linearly-continuous grooves 3 are formed with the exception of portions corresponding to corners 15 for each semiconductor element 2 , it is now possible to perform separation with superior rectilinearity in a stable and simple manner.
- the number of scans by the laser beam 8 for the formation portions of the grooves 3 can be reduced in comparison to the number of scans by the laser beam 8 for the nonformation portions of the grooves 3 .
- process takt can be reduced.
- the grooves 3 need not necessarily be given a V-groove shape for which etching control is extremely difficult, making stable etching possible with extreme ease. Since grooves 3 are not formed at portions corresponding to the corners 15 (intersecting portions of the separating lines 4 ), abnormal erosion during etching such as when grooves are also formed in these portions no longer occurs.
- FIGS. 7( a ), 7 ( b ), and 7 ( c ) show the semiconductor device 11 separated from the semiconductor substrate 1 .
- a semiconductor element 2 and a depression 5 are formed on a semiconductor substrate 1 ′, and each side of the rear face of the substrate opposing to the semiconductor element 2 with the exception of corners is provided with a notched portion (indentation) 12 therealong.
- the notched portion 12 is the aforementioned groove 3 segmented in the longitudinal direction.
- a semiconductor device has a quadrangular shape as observed from a planar view.
- a long side of the semiconductor device is susceptible to breakage and, in rare cases, breakage occurs at a short side.
- An origin of breakage is a crack created at an edge portion.
- the edge portions of the semiconductor device 11 according to the present embodiment are provided with the notched portion 12 or, in other words, since edge portions exist both above original edge portions on the inward side thereof, cracks that become origins of breakage are unlikely to occur. Therefore, with the semiconductor device 11 , cracking and chipping of the edge portions are suppressed, deflective strength is dramatically improved, and superior mechanical strength is achieved.
- FIGS. 8A and 8B show a state in which the semiconductor device 11 is mounted on a mounting substrate 13 .
- the semiconductor device 11 and the mounting substrate 13 are bonded to each other by a die-bond material 14 .
- the notched portion 12 is absent from the corners 15 of the semiconductor device 11 , the actual area of the rear face of the semiconductor device 11 is not reduced. Instead, the existence of the notched portion increases the die-bond area, in turn increasing the die-bond adhesion force between the semiconductor device 11 and the mounting substrate 13 . In addition, since the notched portion 12 is absent from the corners 15 of the semiconductor device 11 , the thickness of the semiconductor device 11 can be detected in a conventional manner and the mounting height variation accuracy of the semiconductor device 11 can be controlled without variance in a conventional manner.
- the semiconductor substrate 1 (and the semiconductor device 11 ) is provided with a diaphragm structure, it is obvious that a structure other than a diaphragm structure shall suffice.
- the semiconductor substrate 1 may also be a compound semiconductor substrate.
- FIGS. 9A and 9B when manufacturing an accelerometer as the semiconductor device 11 , as shown in FIGS. 9A and 9B , a beam structure is adopted in which depressions 5 ′ are formed on the upper face of the semiconductor substrate 1 and semiconductor elements 2 are placed at apertures of the depressions 5 ′ while grooves 3 are formed on the lower face of the semiconductor substrate 1 . Effects due to subsequent processes and the grooves 3 are the same as described above.
- continuous grooves are formed on longitudinal and lateral separating lines that individually separate a plurality of semiconductor elements with the exception of intersections of the separating lines such as portions corresponding to corners of each semiconductor element. Accordingly, since a structure is achieved in which the substrate is thin at the groove portions and stress can be more readily concentrated during separation using cleavages or the like, separation can now be performed with good rectilinearity and in a stable manner as compared to a semiconductor substrate not provided with such grooves. Since the grooves are not continuously formed along the entirety of the separating lines, strength deterioration or breakage of the semiconductor substrate is unlikely to Occur.
- the formation of the grooves can be performed in an extremely easy and stable manner. Since almost all of the grooves on the respective separating lines are to be linearly continuous, when forming modified regions to become origins of separation using a laser beam, separation can be performed with good rectilinearity in a stable manner and a reduction in process takt can be achieved even when reducing the number of scans by the laser beam on groove-formation portions in comparison to other portions.
- the method of manufacturing a semiconductor device includes the process of forming a depression constituting a diaphragm structure on a rear face-side of each semiconductor element by anisotropic etching, concurrently forming the grooves in the process of forming the depression shall suffice. Therefore, the formation of grooves does not increase the number of processes and increases in cost and lead-time can be avoided.
- process takt can be improved without increasing process costs or degrading process quality.
- a semiconductor device manufactured as described above has a notched portion that is continuous with the exception of corners on each side of the rear face of a substrate opposite to a semiconductor element, a die-bond material can be kept from creeping up to a lateral face of the device during mounting of the substrate. Since notched portions are absent from corners, there is no decrease in the area of the rear face of the device and a bonding area can be secured.
- a semiconductor substrate 1 is made up of Si monocrystals, and a plurality of semiconductor elements 2 in which functional elements are constructed are formed in a grid pattern on one of faces of the semiconductor substrate 1 .
- the portions of the semiconductor elements 2 become diaphragm pressure sensors (semiconductor devices) after separation.
- the semiconductor elements 2 themselves are made thin so as to become sensing sections, while depressions 5 are formed on rear face-sides of the semiconductor elements 2 , constituting diaphragm structures.
- An example of such a diaphragm pressure sensor is a microphone sensor, in which air vibrated by sound vibrates a diaphragm, and the displacement of the diaphragm varies the capacity of a conductor between a receiving-side diaphragm and a vibrating-side diaphragm to convert the sound into a vibrational frequency and an electrical signal.
- Separating lines 4 separating the plurality of semiconductor elements 2 are separating areas set so as to separate the semiconductor substrate 1 into the semiconductor elements 2 , and extend in longitudinal and lateral directions so as to bisect each other at right angles.
- linear grooves 3 are formed on the respective separating lines 4 with the exception of intersections of the separating lines 4 .
- continuous grooves 3 are formed only in the vicinity of the outer periphery of the substrate (substrate periphery).
- the semiconductor substrate 1 and a method of manufacturing a semiconductor device will now be described.
- etching masks 6 are formed on the semiconductor substrate 1 (refer to FIG. 10) on which the plurality of semiconductor elements 2 are formed in a grid pattern and separated by the separating lines 4 .
- the etching masks 6 are formed by, for example, forming a silicon oxide film or the like by a CVD method and subsequently performing patterning using a lithographic technique so that apertures are provided in areas in which the aforementioned depressions 5 and the grooves 3 are to be formed.
- etching masks are to be retained across the entire surface of the face on which the semiconductor elements 2 are formed.
- the depressions 5 and the grooves 3 are formed by anisotropic etching.
- a KOH solution or a TMAH (tetra-methyl ammonium hydroxide) solution is used for anisotropic etching.
- the grooves 3 are formed with the exception of outer peripheries of the respective semiconductor elements 2 and only on the separating lines 4 in the vicinity of the outer periphery of the substrate as described above, the grooves 3 do not have any intersecting portions.
- abnormal erosion attributable to intersecting does not occur and etch stop is possible at a desired depth even if the grooves 3 are formed concurrently with the depressions 5 having a different etching depth.
- the depth and the width of the grooves 3 are determined by the width of the apertures of the etching mask 6 .
- the etching mask 6 is removed as shown in FIG. 14( c ). While the removal is performed using a BHF solution or the like, the etching mask 6 may be retained if this does not pose any problems.
- the semiconductor substrate 1 is mounted on a dicing tape 7 , and a laser beam 8 is irradiated along each separating line 4 and at the same time focused on the inside of the semiconductor substrate 1 to form modified regions 9 inside the semiconductor substrate 1 .
- the laser beam 8 is arranged to scan along the longitudinal direction of the grooves 3 while moving the focus of the laser beam 8 in the thickness-direction of the substrate so that microcracks originating at the modified regions 9 develop towards the grooves 3 .
- the following effects can be achieved.
- a structure is achieved in which the substrate is thin at the portions of the grooves 3 and stress can be more readily concentrated during separation using cleavages or the like.
- separation can now be performed with good rectilinearity and in a stable manner as compared to a case where the grooves 3 are not formed. Since the grooves 3 are not continuously formed along the entirety of the separating lines 4 , strength deterioration or breakage of the semiconductor substrate 1 is unlikely to occur.
- the grooves 3 Since the formation of the grooves 3 does not include groove intersections at which etching control is extremely difficult, abnormal erosion during etching such as when groove intersections are included no longer occurs. As a result, the grooves 3 can be formed significantly easily and in a stable manner, thereby achieving a reduction in process takt. Furthermore, since the formation of modified regions 9 in a subsequent stage enables cracks to be formed more easily, the grooves 3 need not necessarily be given a V-groove shape for which etching control is extremely difficult, making stable etching possible with extreme ease.
- the modified regions 9 since the number of scans by the laser beam 8 for groove formation portions can be reduced in comparison to groove nonformation portions, the total number of scans can be reduced in comparison to a case where the grooves 3 are not formed and a reduction in process takt can be achieved.
- the aforementioned grooves 3 become origins when performing separation, combined with the effect of providing modified regions 9 , the risks of meandering of separating lines and chipping of the semiconductor device 11 after separation can be reduced in comparison with a case where the grooves 3 are not formed. As a result, separation with good rectilinearity can be easily performed to improve the quality of the semiconductor device 11 . Traces of the grooves 3 do not remain on the semiconductor device 11 and the area of the rear face of the device does not decrease.
- FIG. 16 shows a semiconductor device 11 separated from the semiconductor substrate 1 .
- a semiconductor element 2 and a depression 5 are formed on a semiconductor substrate 1 ′.
- FIG. 17 shows a state in which the semiconductor device 11 is mounted on a mounting substrate 13 .
- the semiconductor device 11 and the mounting substrate 13 are bonded to each other by a die-bond material 14 . Since traces of the aforementioned grooves 3 do not remain on the semiconductor substrate 1 ′ or, in other words, since the exterior shape of the semiconductor device 11 is as per conventional, the bonding area during die-bonding can be secured in a conventional manner, enabling die-bonding to be performed under the same die-bonding conditions as per conventional.
- a continuous groove may be formed on longitudinal and lateral separating lines of the semiconductor substrate 1 prior to separation, along the four sides of each semiconductor element 2 with the exception of portions corresponding to corners.
- the semiconductor substrate 1 (and the semiconductor device 11 ) is provided with a diaphragm structure, it is obvious that a structure other than a diaphragm structure shall suffice.
- the semiconductor substrate 1 may also be a compound semiconductor substrate.
- FIGS. 18A and 18B when manufacturing an accelerometer as the semiconductor device 11 , as shown in FIGS. 18A and 18B , a beam structure is adopted in which depressions 5 ′ are formed on the upper face of the semiconductor substrate 1 and semiconductor elements 2 are placed at apertures of the depressions 5 ′ while grooves 3 are formed on the lower face of the semiconductor substrate 1 . Effects due to subsequent processes and the grooves 3 are the same as described above.
- continuous grooves are formed on longitudinal and lateral separating lines that individually separate a plurality of semiconductor elements with the exception of intersections of the separating lines and, for example, portions corresponding to the outer periphery of each semiconductor element or, in other words, only in the vicinity of the outer periphery of the substrate. Accordingly, since a structure is achieved in which the substrate is thin at the groove portions and stress can be more readily concentrated during separation using cleavages or the like, separation can now be performed with good rectilinearity and in a stable manner as compared to a semiconductor substrate not provided with such grooves. Since the grooves are not continuously formed along the entirety of the separating lines, strength deterioration or breakage of the semiconductor substrate is unlikely to occur.
- the formation of the grooves can be performed in an extremely easy and stable manner. Furthermore, when forming the modified regions, since the number of scans by the laser beam for groove formation portions can be reduced in comparison to groove nonformation portions, the total number of scans can be reduced in comparison to a case where the grooves are not formed.
- the method of manufacturing a semiconductor device includes the process of forming a depression constituting a diaphragm structure on a rear face-side of each semiconductor element by anisotropic etching, concurrently forming the grooves in the process of forming the depression shall suffice. Therefore, the formation of grooves does not increase the number of processes and increases in cost and lead-time can be avoided.
- process takt can be improved without increasing process costs or degrading process qualities.
- the thickness of the semiconductor substrate is to be determined in accordance with the diameter of the semiconductor substrate or the thickness required by the semiconductor device after separation, and the depth of grooves are also to be determined according to the thickness of the semiconductor substrate.
- the semiconductor device is a microphone sensor
- the thickness of a planar diaphragm is to be approximately 1 to 5 um at a receiving side and approximately 1 to 5 um at a vibrating side.
- the depressions can be formed by etching so that these thicknesses are made.
- the planar size of the depression is approximately 0.5 to 150 mm 2 .
- the grooves can be arranged so as to have a width of approximately 20 to 500 um (the narrower the better in order to improve chip throughput) and a depth of approximately 10 to 890 um (although the deeper the better to facilitate division and separation, the depth is set at which cracking of the substrate does not unnecessarily occur).
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Optics & Photonics (AREA)
- Mechanical Engineering (AREA)
- Plasma & Fusion (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Chemical & Material Sciences (AREA)
- General Chemical & Material Sciences (AREA)
- Oil, Petroleum & Natural Gas (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Dicing (AREA)
- Micromachines (AREA)
Abstract
A semiconductor substrate (1) includes a plurality of semiconductor elements (2) in which functional elements are constructed and which is formed in a grid pattern, wherein continuous linear grooves (3) are formed on longitudinal and lateral separating lines (4) that individually separate the plurality of semiconductor elements (2) with the exception of intersections of the separating lines (4) and portions corresponding to corners of each semiconductor element (2).
Description
- This application is a continuation of application Ser. No. 12/391,671, filed Feb. 24, 2009, which claims the benefit of Japanese Patent Application No. 2008-046971, filed Feb. 28, 2008, and Japanese Patent Application No. 2008-046972, filed Feb. 28, 2008.
- The present invention relates to a semiconductor substrate, a semiconductor device, and a method of manufacturing the same.
- Semiconductor devices having partially-thinned structures as typified by MEMS (microelectromechanical system) include MEMS pressure sensors and MEMS accelerometers. Generally, a plurality of such sensors is concurrently formed in a semiconductor wafer process so as to acquire a diaphragm structure or a beam structure, and is subsequently individually separated. As for the separation, the most common method involves rotating a circular dicing saw to which diamond or c-BN particles are secured at high speed to perform a fracturing process. The process is performed while running water for removing fractured waste and suppressing frictional heat. However, since diaphragm structures and beam structures are structurally fragile, there is a risk that the pressure generated by the water may destroy the structures.
- Recently, processing using a laser beam has received attention as a separation method not requiring water. Japanese Patent No. 3408805 discloses a method involving using a laser beam to form a modified region in a semiconductor substrate through multiple photon absorption and performing separation at cleavages originating at the modified region. Multiple photon absorption is a phenomenon in which absorption occurs in a material when light intensity is significantly increased even in a case where light energy is lower than an absorption band gap of the material or, in other words, in a case of entering an optically transmissive state.
- For example, as shown in
FIGS. 19A and 19B , a focal point of alaser beam 108 is set to the inside of asemiconductor substrate 101 at a portion of aseparating line 104 that individually separates a plurality ofsemiconductor elements 102 formed on thesemiconductor substrate 101 to cause multiple photon absorption in a thickness direction. Subsequently, by scanning thelaser beam 108 along theseparating line 104 so as to continuously or intermittently cause such multiple photon absorption, a modifiedregion 109 along theseparating line 104 is formed inside the substrate and acrack 110 originating at the modifiedregion 109 is created. With this arrangement, by simultaneously applying external force on both sides of theseparating line 104, thesemiconductor substrate 101 can be easily split even with a relatively small external force. In a case where thesemiconductor substrate 101 is thin, splitting occurs naturally at thecrack 110 even when no external force is applied. - However, with this method, if the
semiconductor substrate 101 is thick, splitting cannot be achieved depending on the modifiedregion 109 produced by a single scan. Therefore, a plurality of scans must be performed so as to approximately serially align the modifiedregions 109 of the respective scans in a thickness direction, resulting in an increase in process takt. - Another method is to reduce the thickness of a processed portion by forming, in advance, a groove on a separating line through anisotropic etching or the like. For example, in a method disclosed in Japanese Patent Laid-Open No. 2001-127008, anisotropic etching is performed after forming an etching protective film on a semiconductor substrate on a (100)-oriented surface so as to expose longitudinal and lateral separating line portions. As a result, etching is stopped at a (111)-oriented surface and a V-groove having an inclination angle of 54.7 degrees is formed. By applying external force on the semiconductor substrate so as to expand the V-groove, the semiconductor substrate can be separated along the V-groove, i.e., along the separating line.
- However, with this method, since the erosion due to anisotropic etching of portions at which the longitudinal and lateral V-grooves intersect differs from the erosion of other portions, excessive etching may prevent etching from stopping at the (111)-oriented surface and etching may proceed to a (211)-oriented surface. For example, when concurrently forming V-grooves in a process of forming a diaphragm structure requiring deeper etching than that required for V-grooves, intersecting portions of the V-grooves end up being excessively etched, sometimes to the extent of penetrating the semiconductor substrate. Consequently, the strength of the semiconductor substrate deteriorates significantly, causing the semiconductor substrate to break during handling.
- Japanese Patent Laid-Open No. 2004-186340 discloses the formation of continuous-line first grooves and broken-line second grooves as scribe grooves on separating lines on a substrate. Japanese Utility Model Laid-Open No. H04-109537 discloses the formation of continuous cut grooves and discontinuous cut grooves on separating lines of a substrate on which a semiconductor device having a diaphragm is formed. However, in the case as described above where only grooves on separating lines in either the longitudinal direction or the lateral direction are formed as continuous grooves, since the continuous grooves are not uniformly disposed with respect to the four sides of individual semiconductor devices to be separated, stress tends to concentrate on sides on which the continuous grooves are formed and damage originating at such sides may occur in the semiconductor device. The formation of continuous grooves causes deterioration in strength and may lead to damage to the semiconductor substrate during handling.
- Japanese Patent Laid-Open No. 2004-165227 discloses the formation of two grooves on separating lines on a substrate corresponding to each of the four sides of each semiconductor device. However, in this case, since the grooves are not continuous, the rectilinearity of separation decreases, resulting in nonuniform shapes of semiconductor devices after separation and, in particular, inhomogeneous dimensions of the respective sides. As a result, for example, the pick-up rate of collets picked up at the sides of semiconductor devices in a subsequent process declines, resulting in lower productivity.
- The present invention is made in consideration of the disadvantages described above, and an object thereof is to improve process takt without decreasing separation quality when separating a semiconductor substrate on which a plurality of semiconductor elements are formed into individual semiconductor elements and forming individual semiconductor devices.
- In order to achieve the object, a semiconductor substrate according to the present invention is a semiconductor substrate on which a plurality of semiconductor elements in which functional elements are constructed are formed in a grid pattern, wherein linear grooves are formed on longitudinal and lateral separating lines that individually separate the plurality of semiconductor elements with the exception of intersections of the separating lines.
- Furthermore, a method of manufacturing a semiconductor device according to the present invention includes the steps of: forming linear grooves by anisotropic etching, in a semiconductor substrate on which a plurality of semiconductor elements in which functional elements are constructed are formed in a grid pattern, on longitudinal and lateral separating lines that individually separate the plurality of semiconductor elements with the exception of intersections of the separating lines; forming a modified region inside the substrate by irradiating, after forming the grooves, a laser beam along each separating line while at the same time focusing the laser beam to the inside of the substrate; and forming individual semiconductor devices by applying, after forming the modified region, external force to the semiconductor substrate to separate the semiconductor substrate along each separating line.
- As described above, since grooves are formed with the exception of intersections of the separating lines or, in other words, since groove intersections where it is extremely difficult to control etching have been removed, the formation of grooves can be performed in an extremely easy and stable manner. In addition, since a structure is achieved in which the substrate is thin at the groove portions and stress can be more readily concentrated during separation using cleavages or the like, separation can now be performed with good rectilinearity and in a stable manner.
- The grooves can be continuously formed with the exception of portions corresponding to corners of each semiconductor element. Additionally, the grooves can be continuously formed with the exception of portions corresponding to the outer periphery of each semiconductor element. A structure may be adopted in which the substrate is partially thinned, such as a diaphragm structure having a depression on a rear face-side of each semiconductor element.
- In the step of forming a modified region, the number of laser beam scans on a groove formation portion can be set lower than the number of laser beam scans on a groove nonformation portion.
- When the method of manufacturing a semiconductor device according to the present invention includes the step of forming a depression constituting a diaphragm structure on a rear face-side of each semiconductor element by anisotropic etching, the step of forming the grooves can be performed concurrently with the step of forming the depression.
- A semiconductor device manufactured as described above and having a notched portion that is continuous with the exception of corners, on each side of the rear face of a substrate opposite to a semiconductor element also constitutes a part of the present invention. By providing the notched portion, a die bond material can be kept from creeping up to a device-side face during mounting of the substrate. Meanwhile, since notched portions are absent in corners, there is no decrease in area of the rear face of the device and bonding area can be secured. A semiconductor device having a diaphragm structure provided with a depression on a rear face-side of the semiconductor element also constitutes a part of the present invention.
-
FIG. 1 is a plan view of a semiconductor substrate according to an embodiment of the present invention; -
FIG. 2 is a partial enlarged plan view showing the semiconductor substrate; -
FIG. 3 is a cross-sectional view of the semiconductor substrate taken along A-A′ inFIG. 2 ; -
FIG. 4 is a cross-sectional view of the semiconductor substrate taken along B-B′ inFIG. 2 ; -
FIGS. 5( a)-(f) are process cross-sectional views showing the semiconductor substrate and a method of manufacturing a semiconductor device from the semiconductor substrate; -
FIGS. 6A and B are cross-sectional views showing, in detail, a part of the method of manufacturing the semiconductor device; -
FIG. 7 is a plan view and cross-sectional views of the semiconductor device; -
FIGS. 8A and B are cross-sectional views showing a state in which the semiconductor device is mounted on a mounting substrate; -
FIGS. 9A and B are process cross-sectional views showing another method of manufacturing a semiconductor device; -
FIG. 10 is a plan view of a semiconductor substrate according to another embodiment of the present invention; -
FIG. 11 is a partial enlarged plan view showing the semiconductor substrate; -
FIG. 12 is a cross-sectional view of the semiconductor substrate taken along A-A′ inFIG. 11 ; -
FIG. 13 is a cross-sectional view of the semiconductor substrate taken along B-B′ inFIG. 11 ; -
FIGS. 14( a)-(f) are process cross-sectional views showing the semiconductor substrate and a method of manufacturing a semiconductor device from the semiconductor substrate; -
FIGS. 15A and B are cross-sectional views showing, in detail, a part of the method of manufacturing the semiconductor device; -
FIG. 16 is a plan view and cross-sectional views of the semiconductor device; -
FIG. 17 is a cross-sectional view showing a state in which the semiconductor device is mounted on a mounting substrate; -
FIGS. 18A and B are process cross-sectional views showing another method of manufacturing a semiconductor device; and -
FIG. 19A is a plan view, andFIG. 19B is a cross-sectional view, showing a conventional semiconductor substrate and a method of separating the same. - An embodiment of the present invention will now be described with reference to the drawings.
- In
FIGS. 1 to 4 , asemiconductor substrate 1 is made up of Si monocrystals, and a plurality ofsemiconductor elements 2 in which functional elements are constructed are formed in a grid pattern on one of the faces of thesemiconductor substrate 1. The portions of thesemiconductor elements 2 become diaphragm pressure sensors (semiconductor devices) after separation. As such, thesemiconductor elements 2 themselves are made thin so as to become sensing sections, whiledepressions 5 are formed on rear face-sides of thesemiconductor elements 2, constituting diaphragm structures. An example of such a diaphragm pressure sensor is a microphone sensor, in which air vibrated by sound vibrates a diaphragm, and the displacement of the diaphragm varies the capacity of a conductor between a receiving-side diaphragm and a vibrating-side diaphragm to convert the sound into a vibrational frequency and an electrical signal. - Separating
lines 4 separating the plurality ofsemiconductor elements 2 extend in longitudinal and lateral directions so as to bisect each other at right angles.Linear grooves 3 are formed on therespective separating lines 4 with the exception of the intersections of the separating lines 4. In this case, thegrooves 3 are continuously formed on theseparating lines 4 along the respective sides of thesemiconductor elements 2 with the exception of corners of thesemiconductor elements 2. - The
semiconductor substrate 1 and a method of manufacturing a semiconductor device from thesemiconductor substrate 1 will now be described. - As shown in
FIG. 5( a),etching masks 6 are formed on the semiconductor substrate 1 (refer toFIG. 1) on which the plurality ofsemiconductor elements 2 are formed in a grid pattern and separated by the separating lines 4. The etching masks 6 are formed by, for example, forming a silicon oxide film or the like by a CVD method and subsequently performing patterning using a lithographic technique so that apertures are provided in areas in which theaforementioned depressions 5 and thegrooves 3 are to be formed. Although not shown, etching masks are to be retained across the entire surface of the face on which thesemiconductor elements 2 are formed. - Next, as shown in
FIG. 5( b), thedepressions 5 and thegrooves 3 are formed by anisotropic etching. For example, a KOH solution or a TMAH (tetra-methyl ammonium hydroxide) solution is used for anisotropic etching. At this point, since thegrooves 3 are formed with the exception of the intersections of theseparating lines 4 as described above, thegrooves 3 do not have any intersecting portions. Thus, abnormal erosion attributable to intersecting does not occur and etch stop is possible at a desired depth even if thegrooves 3 are formed concurrently with thedepressions 5 having a different etching depth. In other words, the depth and the width of thegrooves 3 are determined by the width of the aperture of the etching masks 6. - After etching is completed, the
etching masks 6 are removed as shown inFIG. 5( c). While the removal is performed using a BHF solution or the like, theetching masks 6 may be retained if this does not pose any problems. - Subsequently, as shown in
FIGS. 5( d) and 5(e), thesemiconductor substrate 1 is mounted on adicing tape 7, and alaser beam 8 is irradiated along each separatingline 4 and at the same time focused on the inside of thesemiconductor substrate 1 to form modifiedregions 9 inside thesemiconductor substrate 1. At this point, thelaser beam 8 is arranged to scan along the longitudinal direction of thegrooves 3 while moving the focus of thelaser beam 8 in the thickness-direction of the substrate so that microcracks originating at the modifiedregions 9 develop towards thegrooves 3. - Finally, as shown in
FIG. 5( f), by applying an external force F on thesemiconductor substrate 1 on which thegrooves 3 and the modifiedregions 9 are formed or, in other words, by applying the external force F that causes the dicingtape 7 to expand,cracks 10 originating at the modifiedregions 9 formed along each separatingline 4 are generated to separate thesemiconductor substrate 1 and to obtainindividual semiconductor devices 11. If the aforementioned microcracks have developed to thegrooves 3 prior to the external force F, the external force F may be reduced to enable processing with less energy. - In a case where the
semiconductor substrate 1 is thick, as shown inFIGS. 6A and 6B , separation can be facilitated by performing a plurality of number of scans by thelaser beam 8 so that the modifiedregions 9 line up in the thickness direction of the substrate. Separation is also possible when reducing the number of scans by thelaser beam 8 for formation portions of thegrooves 3 in comparison to nonformation portions of thegrooves 3. In this case, in the formation portions of thegrooves 3, modifiedregions laser beam 8 to two, while in the nonformation portions of thegrooves 3, modifiedregions laser beam 8 to three. - According to the configuration of the
semiconductor substrate 1 and the method of manufacturing thesemiconductor device 11 described above, the following effects can be achieved. Since linearly-continuous grooves 3 are formed with the exception of portions corresponding tocorners 15 for eachsemiconductor element 2, it is now possible to perform separation with superior rectilinearity in a stable and simple manner. - When forming a modified
region 9 to become an origin of separation by thelaser beam 8, the number of scans by thelaser beam 8 for the formation portions of thegrooves 3 can be reduced in comparison to the number of scans by thelaser beam 8 for the nonformation portions of thegrooves 3. As a result, process takt can be reduced. - Meanwhile, since crack formation is facilitated by forming modified
regions 9 with thelaser beam 8, thegrooves 3 need not necessarily be given a V-groove shape for which etching control is extremely difficult, making stable etching possible with extreme ease. Sincegrooves 3 are not formed at portions corresponding to the corners 15 (intersecting portions of the separating lines 4), abnormal erosion during etching such as when grooves are also formed in these portions no longer occurs. - Since both
grooves 3 and modifiedregions 9 are formed, separation with superior rectilinearity can be performed in a simple manner even when forming cracks by expansion or the like. - By forming the
grooves 3 concurrently with the anisotropic etching process for forming thedepressions 5, there is no particular increase in processes. Thus, increases in cost and lead-time can be avoided. -
FIGS. 7( a), 7(b), and 7(c) show thesemiconductor device 11 separated from thesemiconductor substrate 1. Asemiconductor element 2 and adepression 5 are formed on asemiconductor substrate 1′, and each side of the rear face of the substrate opposing to thesemiconductor element 2 with the exception of corners is provided with a notched portion (indentation) 12 therealong. The notchedportion 12 is theaforementioned groove 3 segmented in the longitudinal direction. - Generally, a semiconductor device has a quadrangular shape as observed from a planar view. In a semiconductor device with an elongated quadrangular shape, a long side of the semiconductor device is susceptible to breakage and, in rare cases, breakage occurs at a short side. An origin of breakage is a crack created at an edge portion. However, since the edge portions of the
semiconductor device 11 according to the present embodiment are provided with the notchedportion 12 or, in other words, since edge portions exist both above original edge portions on the inward side thereof, cracks that become origins of breakage are unlikely to occur. Therefore, with thesemiconductor device 11, cracking and chipping of the edge portions are suppressed, deflective strength is dramatically improved, and superior mechanical strength is achieved. -
FIGS. 8A and 8B show a state in which thesemiconductor device 11 is mounted on a mountingsubstrate 13. As per standard practice, thesemiconductor device 11 and the mountingsubstrate 13 are bonded to each other by a die-bond material 14. - While bonding requires that an application quantity of the die-
bond material 14 be stringently controlled so as to control the die-bond material 14 creeping up to a lateral face of thesemiconductor device 11, since the notchedportion 12 is provided at an edge portion, surface tension at the notchedportion 12 suppresses creeping-up of the die-bond material 14. Consequently, management can be performed significantly easier in comparison to a case where the notchedportion 12 is not provided. - Meanwhile, since the notched
portion 12 is absent from thecorners 15 of thesemiconductor device 11, the actual area of the rear face of thesemiconductor device 11 is not reduced. Instead, the existence of the notched portion increases the die-bond area, in turn increasing the die-bond adhesion force between thesemiconductor device 11 and the mountingsubstrate 13. In addition, since the notchedportion 12 is absent from thecorners 15 of thesemiconductor device 11, the thickness of thesemiconductor device 11 can be detected in a conventional manner and the mounting height variation accuracy of thesemiconductor device 11 can be controlled without variance in a conventional manner. - In the embodiment described above, while the semiconductor substrate 1 (and the semiconductor device 11) is provided with a diaphragm structure, it is obvious that a structure other than a diaphragm structure shall suffice. Besides a silicon substrate, the
semiconductor substrate 1 may also be a compound semiconductor substrate. - For example, when manufacturing an accelerometer as the
semiconductor device 11, as shown inFIGS. 9A and 9B , a beam structure is adopted in whichdepressions 5′ are formed on the upper face of thesemiconductor substrate 1 andsemiconductor elements 2 are placed at apertures of thedepressions 5′ whilegrooves 3 are formed on the lower face of thesemiconductor substrate 1. Effects due to subsequent processes and thegrooves 3 are the same as described above. - As described above, in the semiconductor substrate according to the present invention, continuous grooves are formed on longitudinal and lateral separating lines that individually separate a plurality of semiconductor elements with the exception of intersections of the separating lines such as portions corresponding to corners of each semiconductor element. Accordingly, since a structure is achieved in which the substrate is thin at the groove portions and stress can be more readily concentrated during separation using cleavages or the like, separation can now be performed with good rectilinearity and in a stable manner as compared to a semiconductor substrate not provided with such grooves. Since the grooves are not continuously formed along the entirety of the separating lines, strength deterioration or breakage of the semiconductor substrate is unlikely to Occur.
- In addition, in a method of manufacturing a semiconductor device according to the present invention, since the aforementioned grooves are formed or, in other words, since groove intersections where it is extremely difficult to control etching have been removed, the formation of the grooves can be performed in an extremely easy and stable manner. Since almost all of the grooves on the respective separating lines are to be linearly continuous, when forming modified regions to become origins of separation using a laser beam, separation can be performed with good rectilinearity in a stable manner and a reduction in process takt can be achieved even when reducing the number of scans by the laser beam on groove-formation portions in comparison to other portions.
- When the method of manufacturing a semiconductor device according to the present invention includes the process of forming a depression constituting a diaphragm structure on a rear face-side of each semiconductor element by anisotropic etching, concurrently forming the grooves in the process of forming the depression shall suffice. Therefore, the formation of grooves does not increase the number of processes and increases in cost and lead-time can be avoided.
- Accordingly, process takt can be improved without increasing process costs or degrading process quality.
- Since a semiconductor device manufactured as described above has a notched portion that is continuous with the exception of corners on each side of the rear face of a substrate opposite to a semiconductor element, a die-bond material can be kept from creeping up to a lateral face of the device during mounting of the substrate. Since notched portions are absent from corners, there is no decrease in the area of the rear face of the device and a bonding area can be secured.
- Next, another embodiment of the present invention will be described. In
FIGS. 10 to 13 , asemiconductor substrate 1 is made up of Si monocrystals, and a plurality ofsemiconductor elements 2 in which functional elements are constructed are formed in a grid pattern on one of faces of thesemiconductor substrate 1. The portions of thesemiconductor elements 2 become diaphragm pressure sensors (semiconductor devices) after separation. As such, thesemiconductor elements 2 themselves are made thin so as to become sensing sections, whiledepressions 5 are formed on rear face-sides of thesemiconductor elements 2, constituting diaphragm structures. An example of such a diaphragm pressure sensor is a microphone sensor, in which air vibrated by sound vibrates a diaphragm, and the displacement of the diaphragm varies the capacity of a conductor between a receiving-side diaphragm and a vibrating-side diaphragm to convert the sound into a vibrational frequency and an electrical signal. - Separating
lines 4 separating the plurality ofsemiconductor elements 2 are separating areas set so as to separate thesemiconductor substrate 1 into thesemiconductor elements 2, and extend in longitudinal and lateral directions so as to bisect each other at right angles. On the rear face of the substrate opposing thesemiconductor elements 2,linear grooves 3 are formed on therespective separating lines 4 with the exception of intersections of the separating lines 4. In this case, with the exception of outer peripheries of therespective semiconductor elements 2,continuous grooves 3 are formed only in the vicinity of the outer periphery of the substrate (substrate periphery). - The
semiconductor substrate 1 and a method of manufacturing a semiconductor device will now be described. - As shown in
FIG. 14( a),etching masks 6 are formed on the semiconductor substrate 1 (refer toFIG. 10) on which the plurality ofsemiconductor elements 2 are formed in a grid pattern and separated by the separating lines 4. The etching masks 6 are formed by, for example, forming a silicon oxide film or the like by a CVD method and subsequently performing patterning using a lithographic technique so that apertures are provided in areas in which theaforementioned depressions 5 and thegrooves 3 are to be formed. Although not shown, etching masks are to be retained across the entire surface of the face on which thesemiconductor elements 2 are formed. - Next, as shown in
FIG. 14( b), thedepressions 5 and thegrooves 3 are formed by anisotropic etching. For example, a KOH solution or a TMAH (tetra-methyl ammonium hydroxide) solution is used for anisotropic etching. At this point, since thegrooves 3 are formed with the exception of outer peripheries of therespective semiconductor elements 2 and only on theseparating lines 4 in the vicinity of the outer periphery of the substrate as described above, thegrooves 3 do not have any intersecting portions. Thus, abnormal erosion attributable to intersecting does not occur and etch stop is possible at a desired depth even if thegrooves 3 are formed concurrently with thedepressions 5 having a different etching depth. In other words, the depth and the width of thegrooves 3 are determined by the width of the apertures of theetching mask 6. - After etching is completed, the
etching mask 6 is removed as shown inFIG. 14( c). While the removal is performed using a BHF solution or the like, theetching mask 6 may be retained if this does not pose any problems. - Subsequently, as shown in
FIGS. 14( d) and 14(e), thesemiconductor substrate 1 is mounted on adicing tape 7, and alaser beam 8 is irradiated along each separatingline 4 and at the same time focused on the inside of thesemiconductor substrate 1 to form modifiedregions 9 inside thesemiconductor substrate 1. At this point, thelaser beam 8 is arranged to scan along the longitudinal direction of thegrooves 3 while moving the focus of thelaser beam 8 in the thickness-direction of the substrate so that microcracks originating at the modifiedregions 9 develop towards thegrooves 3. - Finally, as shown in
FIG. 14( f), by applying an external force F on thesemiconductor substrate 1 on which thegrooves 3 and the modifiedregions 9 are formed or, in other words, by applying an external force F that causes the dicingtape 7 to expand,cracks 10 originating at the modifiedregions 9 formed along each separatingline 4 are developed to separate thesemiconductor substrate 1 and to obtainindividual semiconductor devices 11. If the aforementioned microcracks had developed to thegrooves 3 prior to the external force F, the external force F may be reduced to enable processing with less energy. - In a case where the
semiconductor substrate 1 is thick, as shown inFIGS. 15A and 15B , separation can be facilitated by performing a plurality of number of scans by thelaser beam 8 so that the modifiedregions 9 line up in the thickness direction of the substrate. Separation is also possible when reducing the number of scans by thelaser beam 8 for formation portions of thegrooves 3 in comparison to nonformation portions of thegrooves 3. In this case, in the formation portions of thegrooves 3, modifiedregions laser beam 8 to two, while in the nonformation portions of thegrooves 3, modifiedregions laser beam 8 to three. - According to the configuration of the
semiconductor substrate 1 and the method of manufacturing thesemiconductor device 11 described above, the following effects can be achieved. By forming thecontinuous grooves 3 only on theseparating lines 4 in the vicinity of the outer periphery of thesemiconductor substrate 1, a structure is achieved in which the substrate is thin at the portions of thegrooves 3 and stress can be more readily concentrated during separation using cleavages or the like. As a result, separation can now be performed with good rectilinearity and in a stable manner as compared to a case where thegrooves 3 are not formed. Since thegrooves 3 are not continuously formed along the entirety of theseparating lines 4, strength deterioration or breakage of thesemiconductor substrate 1 is unlikely to occur. - Since the formation of the
grooves 3 does not include groove intersections at which etching control is extremely difficult, abnormal erosion during etching such as when groove intersections are included no longer occurs. As a result, thegrooves 3 can be formed significantly easily and in a stable manner, thereby achieving a reduction in process takt. Furthermore, since the formation of modifiedregions 9 in a subsequent stage enables cracks to be formed more easily, thegrooves 3 need not necessarily be given a V-groove shape for which etching control is extremely difficult, making stable etching possible with extreme ease. - Similarly, when forming the modified
regions 9, since the number of scans by thelaser beam 8 for groove formation portions can be reduced in comparison to groove nonformation portions, the total number of scans can be reduced in comparison to a case where thegrooves 3 are not formed and a reduction in process takt can be achieved. - Since the
aforementioned grooves 3 become origins when performing separation, combined with the effect of providing modifiedregions 9, the risks of meandering of separating lines and chipping of thesemiconductor device 11 after separation can be reduced in comparison with a case where thegrooves 3 are not formed. As a result, separation with good rectilinearity can be easily performed to improve the quality of thesemiconductor device 11. Traces of thegrooves 3 do not remain on thesemiconductor device 11 and the area of the rear face of the device does not decrease. - By forming the
grooves 3 concurrently with the anisotropic etching process for forming thedepressions 5, there is no particular increase in processes. Thus, increases in cost and lead-time can be avoided. -
FIG. 16 shows asemiconductor device 11 separated from thesemiconductor substrate 1. Asemiconductor element 2 and adepression 5 are formed on asemiconductor substrate 1′.FIG. 17 shows a state in which thesemiconductor device 11 is mounted on a mountingsubstrate 13. As per standard practice, thesemiconductor device 11 and the mountingsubstrate 13 are bonded to each other by a die-bond material 14. Since traces of theaforementioned grooves 3 do not remain on thesemiconductor substrate 1′ or, in other words, since the exterior shape of thesemiconductor device 11 is as per conventional, the bonding area during die-bonding can be secured in a conventional manner, enabling die-bonding to be performed under the same die-bonding conditions as per conventional. - Moreover, in addition to the
grooves 3 described above, a continuous groove may be formed on longitudinal and lateral separating lines of thesemiconductor substrate 1 prior to separation, along the four sides of eachsemiconductor element 2 with the exception of portions corresponding to corners. - In this case also, since groove intersections where it is extremely difficult to control etching are not created, the formation of the grooves can be performed in an extremely easy and stable manner. In addition, since almost all of the grooves on the respective separating lines are to be linearly continuous, when forming modified regions to become origins of separation using a laser beam, separation can be performed with good rectilinearity in a stable manner and a reduction in process takt can be achieved even when reducing the number of scans by the laser beam on groove-formation portions in comparison to other portions. Because concurrently forming the grooves in the process of forming the
depression 5 shall suffice, the formation of grooves does not increase the number of processes and increases in cost and lead-time can be avoided. Since notched portions that are traces of thegrooves 3 are retained on the respective sides of the rear face of thesemiconductor substrate 1′ after separation but not on the corners, there is no decrease in the area of the rear face of the device and a bonding area can be secured. - In the embodiment described above, while the semiconductor substrate 1 (and the semiconductor device 11) is provided with a diaphragm structure, it is obvious that a structure other than a diaphragm structure shall suffice. Besides a silicon substrate, the
semiconductor substrate 1 may also be a compound semiconductor substrate. - For example, when manufacturing an accelerometer as the
semiconductor device 11, as shown inFIGS. 18A and 18B , a beam structure is adopted in whichdepressions 5′ are formed on the upper face of thesemiconductor substrate 1 andsemiconductor elements 2 are placed at apertures of thedepressions 5′ whilegrooves 3 are formed on the lower face of thesemiconductor substrate 1. Effects due to subsequent processes and thegrooves 3 are the same as described above. - As described above, in a semiconductor substrate according to the present invention, continuous grooves are formed on longitudinal and lateral separating lines that individually separate a plurality of semiconductor elements with the exception of intersections of the separating lines and, for example, portions corresponding to the outer periphery of each semiconductor element or, in other words, only in the vicinity of the outer periphery of the substrate. Accordingly, since a structure is achieved in which the substrate is thin at the groove portions and stress can be more readily concentrated during separation using cleavages or the like, separation can now be performed with good rectilinearity and in a stable manner as compared to a semiconductor substrate not provided with such grooves. Since the grooves are not continuously formed along the entirety of the separating lines, strength deterioration or breakage of the semiconductor substrate is unlikely to occur.
- In addition, in a method of manufacturing a semiconductor device according to the present invention, since the aforementioned grooves are formed or, in other words, since groove intersections where it is extremely difficult to control etching have been removed, the formation of the grooves can be performed in an extremely easy and stable manner. Furthermore, when forming the modified regions, since the number of scans by the laser beam for groove formation portions can be reduced in comparison to groove nonformation portions, the total number of scans can be reduced in comparison to a case where the grooves are not formed. Moreover, since separation is performed using the aforementioned grooves in the vicinity of the outer periphery of the substrate as origins, the risks of meandering of the separating lines and chipping of the semiconductor device after separation can be reduced in comparison with a case where the grooves are not formed. As a result, separation with good rectilinearity and a reduction in process takt can be achieved. With the semiconductor device after separation, quality is improved, the area of the rear face of the device does not decrease since traces of grooves do not remain, and a bonding area during die-bonding can be secured.
- When the method of manufacturing a semiconductor device according to the present invention includes the process of forming a depression constituting a diaphragm structure on a rear face-side of each semiconductor element by anisotropic etching, concurrently forming the grooves in the process of forming the depression shall suffice. Therefore, the formation of grooves does not increase the number of processes and increases in cost and lead-time can be avoided.
- Accordingly, process takt can be improved without increasing process costs or degrading process qualities.
- Moreover, the thickness of the semiconductor substrate is to be determined in accordance with the diameter of the semiconductor substrate or the thickness required by the semiconductor device after separation, and the depth of grooves are also to be determined according to the thickness of the semiconductor substrate. For example, in a case where the semiconductor device is a microphone sensor, if a Si monocrystalline substrate has a diameter of 4 to 12 inches and a thickness of 100 to 1000 um, and the desired semiconductor device has a planar size of approximately 1 to 200 mm2 and a finished thickness of approximately 10 to 900 um, then the thickness of a planar diaphragm (referred to as a semiconductor element herein) is to be approximately 1 to 5 um at a receiving side and approximately 1 to 5 um at a vibrating side. Accordingly, the depressions can be formed by etching so that these thicknesses are made. The planar size of the depression is approximately 0.5 to 150 mm2. In addition, the grooves can be arranged so as to have a width of approximately 20 to 500 um (the narrower the better in order to improve chip throughput) and a depth of approximately 10 to 890 um (although the deeper the better to facilitate division and separation, the depth is set at which cracking of the substrate does not unnecessarily occur).
- Albeit a dimensional range that does not partially overlap with the exemplification of the microphone sensor described above, favorable results were obtained with a
semiconductor substrate 1 having a diameter of 3 to 12 inches, a thickness of 25 to 725 um, and a separating line width of 5 to 200 um when thegrooves 3 shown inFIG. 10 were formed with a width of 5 to 200 um and a depth of 5 to 195 um. In the case where the thickness of thesemiconductor substrate 1 was 300 um, favorable results were obtained by scanning thelaser beam 8 0 to 10 times (the small numbers of scans are performed for groove formation portions).
Claims (11)
1. A semiconductor substrate on which a plurality of semiconductor elements in which functional elements are constructed are formed in a grid pattern, wherein linear grooves are formed on longitudinal and lateral separating lines that individually separate the plurality of semiconductor elements with the exception of intersections of the separating lines.
2. The semiconductor substrate according to claim 1 , wherein the grooves are continuously formed with the exception of portions corresponding to corners of each semiconductor device.
3. The semiconductor substrate according to claim 1 , wherein the grooves are continuously formed with the exception of portions corresponding to an outer periphery of each semiconductor device.
4. (canceled)
5. A method of manufacturing a semiconductor device comprising the steps of: forming linear grooves by anisotropic etching, in a semiconductor substrate on which a plurality of semiconductor elements having functional elements constructed are formed in a grid pattern, on longitudinal and lateral separating lines that individually separate the plurality of semiconductor elements with the exception of intersections of the separating lines; forming a modified region inside the substrate by irradiating, after forming the grooves, a laser beam along each separating line while at the same time focusing the laser beam to the inside of the substrate; and forming individual semiconductor devices by applying, after forming the modified region, external force to the semiconductor substrate to separate the semiconductor substrate along each separating line.
6. The method of manufacturing a semiconductor device according to claim 5 , wherein the grooves are continuously formed with the exception of portions corresponding to corners of each semiconductor element.
7. The method of manufacturing a semiconductor device according to claim 5 , wherein the grooves are continuously formed with the exception of portions corresponding to an outer periphery of each semiconductor element.
8. The method of manufacturing a semiconductor device according to claim 5 , wherein in the step of forming a modified region, the number of laser beam scans on a groove formation portion is set lower than the number of laser beam scans on a groove nonformation portion.
9. The method of manufacturing a semiconductor device according to claim 5 , further comprising the step of forming a depression constituting a diaphragm structure on a rear face-side of each semiconductor element by anisotropic etching, wherein the step of forming the grooves is performed concurrently with the step of forming the depression.
10. A semiconductor device comprising a notched portion that is continuous with the exception of corners on each side of a rear face of a substrate opposite to a semiconductor element.
11. The semiconductor device according to claim 10 , comprising a diaphragm structure provided with a depression on a rear face-side of the semiconductor element.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/926,772 US20110108957A1 (en) | 2008-02-28 | 2010-12-08 | Semiconductor substrate, semiconductor device and method of manufacturing the same |
Applications Claiming Priority (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2008046972A JP2009206292A (en) | 2008-02-28 | 2008-02-28 | Semiconductor substrate, and manufacturing method of semiconductor device |
JP2008-046972 | 2008-02-28 | ||
JP2008-046971 | 2008-02-28 | ||
JP2008046971A JP2009206291A (en) | 2008-02-28 | 2008-02-28 | Semiconductor substrate, semiconductor device, and manufacturing method thereof |
US12/391,671 US7859084B2 (en) | 2008-02-28 | 2009-02-24 | Semiconductor substrate |
US12/926,772 US20110108957A1 (en) | 2008-02-28 | 2010-12-08 | Semiconductor substrate, semiconductor device and method of manufacturing the same |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/391,671 Continuation US7859084B2 (en) | 2008-02-28 | 2009-02-24 | Semiconductor substrate |
Publications (1)
Publication Number | Publication Date |
---|---|
US20110108957A1 true US20110108957A1 (en) | 2011-05-12 |
Family
ID=41012529
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/391,671 Active US7859084B2 (en) | 2008-02-28 | 2009-02-24 | Semiconductor substrate |
US12/926,772 Abandoned US20110108957A1 (en) | 2008-02-28 | 2010-12-08 | Semiconductor substrate, semiconductor device and method of manufacturing the same |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/391,671 Active US7859084B2 (en) | 2008-02-28 | 2009-02-24 | Semiconductor substrate |
Country Status (1)
Country | Link |
---|---|
US (2) | US7859084B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130059428A1 (en) * | 2011-09-01 | 2013-03-07 | Disco Corporation | Wafer dividing method |
Families Citing this family (101)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2010004011A (en) * | 2008-05-19 | 2010-01-07 | Panasonic Corp | Semiconductor device and fabrication method thereof |
JP5127669B2 (en) * | 2008-10-31 | 2013-01-23 | パナソニック株式会社 | Semiconductor wafer |
CN102257612A (en) * | 2008-12-18 | 2011-11-23 | 精工电子有限公司 | Wafer and method for manufacturing package product |
TWI513668B (en) * | 2009-02-23 | 2015-12-21 | Seiko Instr Inc | Manufacturing method of glass-sealed package, and glass substrate |
US8357996B2 (en) * | 2009-11-17 | 2013-01-22 | Cree, Inc. | Devices with crack stops |
JP2011189477A (en) * | 2010-03-16 | 2011-09-29 | Disco Corp | Manufacturing method of micromachine device |
JP5621334B2 (en) * | 2010-06-10 | 2014-11-12 | 富士電機株式会社 | Semiconductor device and manufacturing method of semiconductor device |
US8642448B2 (en) | 2010-06-22 | 2014-02-04 | Applied Materials, Inc. | Wafer dicing using femtosecond-based laser and plasma etch |
JP2012186532A (en) | 2011-03-03 | 2012-09-27 | Seiko Instruments Inc | Wafer, package manufacturing method, and piezoelectric vibrator |
JP2012186729A (en) * | 2011-03-07 | 2012-09-27 | Seiko Instruments Inc | Wafer and manufacturing method of package product |
US8557682B2 (en) | 2011-06-15 | 2013-10-15 | Applied Materials, Inc. | Multi-layer mask for substrate dicing by laser and plasma etch |
US8507363B2 (en) | 2011-06-15 | 2013-08-13 | Applied Materials, Inc. | Laser and plasma etch wafer dicing using water-soluble die attach film |
US8557683B2 (en) | 2011-06-15 | 2013-10-15 | Applied Materials, Inc. | Multi-step and asymmetrically shaped laser beam scribing |
US8759197B2 (en) | 2011-06-15 | 2014-06-24 | Applied Materials, Inc. | Multi-step and asymmetrically shaped laser beam scribing |
US8598016B2 (en) | 2011-06-15 | 2013-12-03 | Applied Materials, Inc. | In-situ deposited mask layer for device singulation by laser scribing and plasma etch |
US8703581B2 (en) | 2011-06-15 | 2014-04-22 | Applied Materials, Inc. | Water soluble mask for substrate dicing by laser and plasma etch |
US8912077B2 (en) | 2011-06-15 | 2014-12-16 | Applied Materials, Inc. | Hybrid laser and plasma etch wafer dicing using substrate carrier |
US9126285B2 (en) | 2011-06-15 | 2015-09-08 | Applied Materials, Inc. | Laser and plasma etch wafer dicing using physically-removable mask |
US9129904B2 (en) | 2011-06-15 | 2015-09-08 | Applied Materials, Inc. | Wafer dicing using pulse train laser with multiple-pulse bursts and plasma etch |
US9029242B2 (en) | 2011-06-15 | 2015-05-12 | Applied Materials, Inc. | Damage isolation by shaped beam delivery in laser scribing process |
US8951819B2 (en) | 2011-07-11 | 2015-02-10 | Applied Materials, Inc. | Wafer dicing using hybrid split-beam laser scribing process with plasma etch |
US8652940B2 (en) | 2012-04-10 | 2014-02-18 | Applied Materials, Inc. | Wafer dicing used hybrid multi-step laser scribing process with plasma etch |
US8946057B2 (en) | 2012-04-24 | 2015-02-03 | Applied Materials, Inc. | Laser and plasma etch wafer dicing using UV-curable adhesive film |
JP6061064B2 (en) * | 2012-05-14 | 2017-01-18 | セイコーエプソン株式会社 | Gyro sensor and electronic equipment |
US8969177B2 (en) | 2012-06-29 | 2015-03-03 | Applied Materials, Inc. | Laser and plasma etch wafer dicing with a double sided UV-curable adhesive film |
US9048309B2 (en) | 2012-07-10 | 2015-06-02 | Applied Materials, Inc. | Uniform masking for wafer dicing using laser and plasma etch |
US8993414B2 (en) | 2012-07-13 | 2015-03-31 | Applied Materials, Inc. | Laser scribing and plasma etch for high die break strength and clean sidewall |
US8845854B2 (en) | 2012-07-13 | 2014-09-30 | Applied Materials, Inc. | Laser, plasma etch, and backside grind process for wafer dicing |
US8940619B2 (en) | 2012-07-13 | 2015-01-27 | Applied Materials, Inc. | Method of diced wafer transportation |
US8859397B2 (en) | 2012-07-13 | 2014-10-14 | Applied Materials, Inc. | Method of coating water soluble mask for laser scribing and plasma etch |
US9159574B2 (en) | 2012-08-27 | 2015-10-13 | Applied Materials, Inc. | Method of silicon etch for trench sidewall smoothing |
US9252057B2 (en) | 2012-10-17 | 2016-02-02 | Applied Materials, Inc. | Laser and plasma etch wafer dicing with partial pre-curing of UV release dicing tape for film frame wafer application |
US8975162B2 (en) | 2012-12-20 | 2015-03-10 | Applied Materials, Inc. | Wafer dicing from wafer backside |
US8980726B2 (en) | 2013-01-25 | 2015-03-17 | Applied Materials, Inc. | Substrate dicing by laser ablation and plasma etch damage removal for ultra-thin wafers |
US9236305B2 (en) | 2013-01-25 | 2016-01-12 | Applied Materials, Inc. | Wafer dicing with etch chamber shield ring for film frame wafer applications |
JP5973357B2 (en) * | 2013-02-05 | 2016-08-23 | 株式会社鷺宮製作所 | Pressure detection unit and method for manufacturing pressure detection unit |
US9620379B2 (en) | 2013-03-14 | 2017-04-11 | Applied Materials, Inc. | Multi-layer mask including non-photodefinable laser energy absorbing layer for substrate dicing by laser and plasma etch |
US9102514B2 (en) * | 2013-03-22 | 2015-08-11 | Freescale Semiconductor, Inc | Inhibiting propagation of surface cracks in a MEMS Device |
US8883614B1 (en) | 2013-05-22 | 2014-11-11 | Applied Materials, Inc. | Wafer dicing with wide kerf by laser scribing and plasma etching hybrid approach |
US9105710B2 (en) | 2013-08-30 | 2015-08-11 | Applied Materials, Inc. | Wafer dicing method for improving die packaging quality |
US9224650B2 (en) | 2013-09-19 | 2015-12-29 | Applied Materials, Inc. | Wafer dicing from wafer backside and front side |
US9460966B2 (en) | 2013-10-10 | 2016-10-04 | Applied Materials, Inc. | Method and apparatus for dicing wafers having thick passivation polymer layer |
US9041198B2 (en) | 2013-10-22 | 2015-05-26 | Applied Materials, Inc. | Maskless hybrid laser scribing and plasma etching wafer dicing process |
US9312177B2 (en) | 2013-12-06 | 2016-04-12 | Applied Materials, Inc. | Screen print mask for laser scribe and plasma etch wafer dicing process |
US9299614B2 (en) | 2013-12-10 | 2016-03-29 | Applied Materials, Inc. | Method and carrier for dicing a wafer |
US9293304B2 (en) | 2013-12-17 | 2016-03-22 | Applied Materials, Inc. | Plasma thermal shield for heat dissipation in plasma chamber |
US9012305B1 (en) | 2014-01-29 | 2015-04-21 | Applied Materials, Inc. | Wafer dicing using hybrid laser scribing and plasma etch approach with intermediate non-reactive post mask-opening clean |
US9018079B1 (en) | 2014-01-29 | 2015-04-28 | Applied Materials, Inc. | Wafer dicing using hybrid laser scribing and plasma etch approach with intermediate reactive post mask-opening clean |
US8927393B1 (en) | 2014-01-29 | 2015-01-06 | Applied Materials, Inc. | Water soluble mask formation by dry film vacuum lamination for laser and plasma dicing |
US9299611B2 (en) | 2014-01-29 | 2016-03-29 | Applied Materials, Inc. | Method of wafer dicing using hybrid laser scribing and plasma etch approach with mask plasma treatment for improved mask etch resistance |
US9236284B2 (en) | 2014-01-31 | 2016-01-12 | Applied Materials, Inc. | Cooled tape frame lift and low contact shadow ring for plasma heat isolation |
US8991329B1 (en) | 2014-01-31 | 2015-03-31 | Applied Materials, Inc. | Wafer coating |
US9130030B1 (en) | 2014-03-07 | 2015-09-08 | Applied Materials, Inc. | Baking tool for improved wafer coating process |
US20150255349A1 (en) | 2014-03-07 | 2015-09-10 | JAMES Matthew HOLDEN | Approaches for cleaning a wafer during hybrid laser scribing and plasma etching wafer dicing processes |
US9275902B2 (en) | 2014-03-26 | 2016-03-01 | Applied Materials, Inc. | Dicing processes for thin wafers with bumps on wafer backside |
US9076860B1 (en) | 2014-04-04 | 2015-07-07 | Applied Materials, Inc. | Residue removal from singulated die sidewall |
US8975163B1 (en) | 2014-04-10 | 2015-03-10 | Applied Materials, Inc. | Laser-dominated laser scribing and plasma etch hybrid wafer dicing |
US8932939B1 (en) | 2014-04-14 | 2015-01-13 | Applied Materials, Inc. | Water soluble mask formation by dry film lamination |
US8912078B1 (en) | 2014-04-16 | 2014-12-16 | Applied Materials, Inc. | Dicing wafers having solder bumps on wafer backside |
US8999816B1 (en) | 2014-04-18 | 2015-04-07 | Applied Materials, Inc. | Pre-patterned dry laminate mask for wafer dicing processes |
US8912075B1 (en) | 2014-04-29 | 2014-12-16 | Applied Materials, Inc. | Wafer edge warp supression for thin wafer supported by tape frame |
US9159621B1 (en) | 2014-04-29 | 2015-10-13 | Applied Materials, Inc. | Dicing tape protection for wafer dicing using laser scribe process |
US8980727B1 (en) | 2014-05-07 | 2015-03-17 | Applied Materials, Inc. | Substrate patterning using hybrid laser scribing and plasma etching processing schemes |
US9112050B1 (en) | 2014-05-13 | 2015-08-18 | Applied Materials, Inc. | Dicing tape thermal management by wafer frame support ring cooling during plasma dicing |
US9034771B1 (en) | 2014-05-23 | 2015-05-19 | Applied Materials, Inc. | Cooling pedestal for dicing tape thermal management during plasma dicing |
US9130057B1 (en) | 2014-06-30 | 2015-09-08 | Applied Materials, Inc. | Hybrid dicing process using a blade and laser |
US9093518B1 (en) | 2014-06-30 | 2015-07-28 | Applied Materials, Inc. | Singulation of wafers having wafer-level underfill |
US9165832B1 (en) | 2014-06-30 | 2015-10-20 | Applied Materials, Inc. | Method of die singulation using laser ablation and induction of internal defects with a laser |
US9142459B1 (en) | 2014-06-30 | 2015-09-22 | Applied Materials, Inc. | Wafer dicing using hybrid laser scribing and plasma etch approach with mask application by vacuum lamination |
US9349648B2 (en) | 2014-07-22 | 2016-05-24 | Applied Materials, Inc. | Hybrid wafer dicing approach using a rectangular shaped two-dimensional top hat laser beam profile or a linear shaped one-dimensional top hat laser beam profile laser scribing process and plasma etch process |
US9196498B1 (en) | 2014-08-12 | 2015-11-24 | Applied Materials, Inc. | Stationary actively-cooled shadow ring for heat dissipation in plasma chamber |
US9117868B1 (en) | 2014-08-12 | 2015-08-25 | Applied Materials, Inc. | Bipolar electrostatic chuck for dicing tape thermal management during plasma dicing |
US9281244B1 (en) | 2014-09-18 | 2016-03-08 | Applied Materials, Inc. | Hybrid wafer dicing approach using an adaptive optics-controlled laser scribing process and plasma etch process |
US11195756B2 (en) | 2014-09-19 | 2021-12-07 | Applied Materials, Inc. | Proximity contact cover ring for plasma dicing |
US9177861B1 (en) | 2014-09-19 | 2015-11-03 | Applied Materials, Inc. | Hybrid wafer dicing approach using laser scribing process based on an elliptical laser beam profile or a spatio-temporal controlled laser beam profile |
US9196536B1 (en) | 2014-09-25 | 2015-11-24 | Applied Materials, Inc. | Hybrid wafer dicing approach using a phase modulated laser beam profile laser scribing process and plasma etch process |
US9130056B1 (en) | 2014-10-03 | 2015-09-08 | Applied Materials, Inc. | Bi-layer wafer-level underfill mask for wafer dicing and approaches for performing wafer dicing |
US9245803B1 (en) | 2014-10-17 | 2016-01-26 | Applied Materials, Inc. | Hybrid wafer dicing approach using a bessel beam shaper laser scribing process and plasma etch process |
US10692765B2 (en) | 2014-11-07 | 2020-06-23 | Applied Materials, Inc. | Transfer arm for film frame substrate handling during plasma singulation of wafers |
US9330977B1 (en) | 2015-01-05 | 2016-05-03 | Applied Materials, Inc. | Hybrid wafer dicing approach using a galvo scanner and linear stage hybrid motion laser scribing process and plasma etch process |
US9159624B1 (en) | 2015-01-05 | 2015-10-13 | Applied Materials, Inc. | Vacuum lamination of polymeric dry films for wafer dicing using hybrid laser scribing and plasma etch approach |
US9355907B1 (en) | 2015-01-05 | 2016-05-31 | Applied Materials, Inc. | Hybrid wafer dicing approach using a line shaped laser beam profile laser scribing process and plasma etch process |
US9601375B2 (en) | 2015-04-27 | 2017-03-21 | Applied Materials, Inc. | UV-cure pre-treatment of carrier film for wafer dicing using hybrid laser scribing and plasma etch approach |
US9478455B1 (en) | 2015-06-12 | 2016-10-25 | Applied Materials, Inc. | Thermal pyrolytic graphite shadow ring assembly for heat dissipation in plasma chamber |
US9721839B2 (en) | 2015-06-12 | 2017-08-01 | Applied Materials, Inc. | Etch-resistant water soluble mask for hybrid wafer dicing using laser scribing and plasma etch |
CN107210207A (en) * | 2015-11-09 | 2017-09-26 | 古河电气工业株式会社 | The manufacture method of semiconductor chip and the one-piece type surface protection band of mask for the manufacture method |
US9972575B2 (en) | 2016-03-03 | 2018-05-15 | Applied Materials, Inc. | Hybrid wafer dicing approach using a split beam laser scribing process and plasma etch process |
US9852997B2 (en) | 2016-03-25 | 2017-12-26 | Applied Materials, Inc. | Hybrid wafer dicing approach using a rotating beam laser scribing process and plasma etch process |
US9793132B1 (en) | 2016-05-13 | 2017-10-17 | Applied Materials, Inc. | Etch mask for hybrid laser scribing and plasma etch wafer singulation process |
US11158540B2 (en) | 2017-05-26 | 2021-10-26 | Applied Materials, Inc. | Light-absorbing mask for hybrid laser scribing and plasma etch wafer singulation process |
US10363629B2 (en) | 2017-06-01 | 2019-07-30 | Applied Materials, Inc. | Mitigation of particle contamination for wafer dicing processes |
FR3075773B1 (en) * | 2017-12-22 | 2020-01-24 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | PROCESS FOR PRODUCING SEMICONDUCTOR DEVICES AND CUTTING PATHS |
US10535561B2 (en) | 2018-03-12 | 2020-01-14 | Applied Materials, Inc. | Hybrid wafer dicing approach using a multiple pass laser scribing process and plasma etch process |
US11355394B2 (en) | 2018-09-13 | 2022-06-07 | Applied Materials, Inc. | Wafer dicing using hybrid laser scribing and plasma etch approach with intermediate breakthrough treatment |
US11011424B2 (en) | 2019-08-06 | 2021-05-18 | Applied Materials, Inc. | Hybrid wafer dicing approach using a spatially multi-focused laser beam laser scribing process and plasma etch process |
US11342226B2 (en) | 2019-08-13 | 2022-05-24 | Applied Materials, Inc. | Hybrid wafer dicing approach using an actively-focused laser beam laser scribing process and plasma etch process |
US10903121B1 (en) | 2019-08-14 | 2021-01-26 | Applied Materials, Inc. | Hybrid wafer dicing approach using a uniform rotating beam laser scribing process and plasma etch process |
US11600492B2 (en) | 2019-12-10 | 2023-03-07 | Applied Materials, Inc. | Electrostatic chuck with reduced current leakage for hybrid laser scribing and plasma etch wafer singulation process |
US11211247B2 (en) | 2020-01-30 | 2021-12-28 | Applied Materials, Inc. | Water soluble organic-inorganic hybrid mask formulations and their applications |
US11804416B2 (en) * | 2020-09-08 | 2023-10-31 | UTAC Headquarters Pte. Ltd. | Semiconductor device and method of forming protective layer around cavity of semiconductor die |
US11774689B2 (en) | 2021-10-25 | 2023-10-03 | Globalfoundries U.S. Inc. | Photonics chips and semiconductor products having angled optical fibers |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3795045A (en) * | 1970-08-04 | 1974-03-05 | Silec Semi Conducteurs | Method of fabricating semiconductor devices to facilitate early electrical testing |
US6774500B1 (en) * | 1999-07-28 | 2004-08-10 | Seiko Epson Corporation | Substrate for semiconductor device, semiconductor chip mounting substrate, semiconductor device and method of fabrication thereof, and circuit board, together with electronic equipment |
US7126225B2 (en) * | 2003-04-15 | 2006-10-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Apparatus and method for manufacturing a semiconductor wafer with reduced delamination and peeling |
US20070190748A1 (en) * | 2006-02-16 | 2007-08-16 | Disco Corporation | Wafer dividing method |
US20070264803A1 (en) * | 2006-05-12 | 2007-11-15 | Matsushita Electric Industrial Co., Ltd. | Semiconductor substrate, and semiconductor device and method of manufacturing the semiconductor device |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04109537A (en) | 1990-08-30 | 1992-04-10 | Stanley Electric Co Ltd | Manufacture of discharge lamp |
JP2001127008A (en) | 1999-10-22 | 2001-05-11 | Seiko Epson Corp | Method for dividing wafer and manufacturing method of semiconductor chip |
JP3408805B2 (en) | 2000-09-13 | 2003-05-19 | 浜松ホトニクス株式会社 | Cutting origin region forming method and workpiece cutting method |
JP2004165227A (en) | 2002-11-08 | 2004-06-10 | Toyoda Gosei Co Ltd | Method of manufacturing group iii nitride compound semiconductor element |
JP4240362B2 (en) | 2002-12-02 | 2009-03-18 | 住友電気工業株式会社 | Cleaving method of compound semiconductor wafer |
-
2009
- 2009-02-24 US US12/391,671 patent/US7859084B2/en active Active
-
2010
- 2010-12-08 US US12/926,772 patent/US20110108957A1/en not_active Abandoned
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3795045A (en) * | 1970-08-04 | 1974-03-05 | Silec Semi Conducteurs | Method of fabricating semiconductor devices to facilitate early electrical testing |
US6774500B1 (en) * | 1999-07-28 | 2004-08-10 | Seiko Epson Corporation | Substrate for semiconductor device, semiconductor chip mounting substrate, semiconductor device and method of fabrication thereof, and circuit board, together with electronic equipment |
US7126225B2 (en) * | 2003-04-15 | 2006-10-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Apparatus and method for manufacturing a semiconductor wafer with reduced delamination and peeling |
US20070190748A1 (en) * | 2006-02-16 | 2007-08-16 | Disco Corporation | Wafer dividing method |
US20070264803A1 (en) * | 2006-05-12 | 2007-11-15 | Matsushita Electric Industrial Co., Ltd. | Semiconductor substrate, and semiconductor device and method of manufacturing the semiconductor device |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130059428A1 (en) * | 2011-09-01 | 2013-03-07 | Disco Corporation | Wafer dividing method |
US8673743B2 (en) * | 2011-09-01 | 2014-03-18 | Disco Corporation | Wafer dividing method |
Also Published As
Publication number | Publication date |
---|---|
US7859084B2 (en) | 2010-12-28 |
US20090218660A1 (en) | 2009-09-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7859084B2 (en) | Semiconductor substrate | |
US7754584B2 (en) | Semiconductor substrate, and semiconductor device and method of manufacturing the semiconductor device | |
CN100409411C (en) | Semiconductor-device manufacturing method | |
JP2009124077A (en) | Semiconductor chip and its production process | |
JP2006286727A (en) | Semiconductor wafer provided with plurality of semiconductor devices and its dicing method | |
US20070111480A1 (en) | Wafer product and processing method therefor | |
JP2007165371A (en) | Method of manufacturing semiconductor device | |
JP2009206291A (en) | Semiconductor substrate, semiconductor device, and manufacturing method thereof | |
US8329561B2 (en) | Method of producing semiconductor device | |
US8030180B2 (en) | Method of manufacturing a semiconductor device | |
KR20190012128A (en) | Method of processing a substrate | |
US6933211B2 (en) | Semiconductor device whose semiconductor chip has chamfered backside surface edges and method of manufacturing the same | |
JP2004342896A (en) | Semiconductor device and method of manufacturing the same | |
US12060266B2 (en) | Method with mechanical dicing process for producing MEMS components | |
JP2009226582A (en) | Method for fabricating semiconductor device | |
JP2001127010A (en) | Semiconductor device and manufacturing method thereof | |
JP2007165835A (en) | Laser dicing method and semiconductor wafer | |
US8299580B2 (en) | Semiconductor wafer and a method of separating the same | |
US10373855B2 (en) | Method for processing a wafer and method for processing a carrier | |
JP2004335583A (en) | Wafer dicing method | |
JP2009206292A (en) | Semiconductor substrate, and manufacturing method of semiconductor device | |
JPS59130438A (en) | Method for separating plates | |
JP2006196588A (en) | Method of manufacturing micro-machine and electrostatic capacity type sensor | |
CN111696968B (en) | Method for manufacturing semiconductor structure | |
JP3584539B2 (en) | Cutting method of semiconductor wafer with glass |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |