US20100231497A1 - Display device providing bi-directional voltage stabilization - Google Patents
Display device providing bi-directional voltage stabilization Download PDFInfo
- Publication number
- US20100231497A1 US20100231497A1 US12/560,443 US56044309A US2010231497A1 US 20100231497 A1 US20100231497 A1 US 20100231497A1 US 56044309 A US56044309 A US 56044309A US 2010231497 A1 US2010231497 A1 US 2010231497A1
- Authority
- US
- United States
- Prior art keywords
- transistor
- control
- shift register
- coupled
- channel width
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000006641 stabilisation Effects 0.000 title claims description 20
- 238000011105 stabilization Methods 0.000 title claims description 20
- 239000003990 capacitor Substances 0.000 claims description 6
- 239000003381 stabilizer Substances 0.000 description 27
- 238000010586 diagram Methods 0.000 description 20
- 230000000087 stabilizing effect Effects 0.000 description 10
- 230000008054 signal transmission Effects 0.000 description 9
- 238000000034 method Methods 0.000 description 4
- 102100036285 25-hydroxyvitamin D-1 alpha hydroxylase, mitochondrial Human genes 0.000 description 3
- 101000875403 Homo sapiens 25-hydroxyvitamin D-1 alpha hydroxylase, mitochondrial Proteins 0.000 description 3
- 239000004973 liquid crystal related substance Substances 0.000 description 2
- 230000003071 parasitic effect Effects 0.000 description 2
- 230000004075 alteration Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000005855 radiation Effects 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3674—Details of drivers for scan electrodes
- G09G3/3677—Details of drivers for scan electrodes suitable for active matrices only
Definitions
- the present invention is related to a display device, and more particularly, to a liquid crystal display device having bi-direction voltage stabilization mechanism.
- LCD liquid crystal display
- CTR cathode ray tube display
- Traditional LCD devices display images by driving the pixels of the panel using external driving chips.
- gate on array (GOA) technique has been developed, in which gate drivers are directly fabricated on the panel where the pixels are disposed.
- FIG. 1 for a top-view diagram of a related art LCD device 100 .
- the LCD device 100 fabricated using GOA technique, includes a display area 180 and a non-display area 190 .
- a shift register 110 , a source driver 130 , a clock generator 140 and a power supply 150 are disposed in the non-display area 190 for driving the pixels (not shown in FIG. 1 ) in the display area 180 in order to display images.
- FIG. 2 merely depicts a partial structure of the LCD device 100 , including a plurality of gate lines GL( 1 ) ⁇ GL(N) disposed in the display area 180 , as well as the shift register 110 , the clock generator 140 , and the power supply 150 disposed in the non-display area 190 .
- the clock generator 140 can provide a start pulse signal VST and clock signals CLK 1 -CLKm for operating the shift register 110 .
- the power supply 150 can provide a bias voltage VSS for operating the shift register 110 .
- the shift register 110 includes a plurality of serially-coupled shift register units SR( 1 )-SR(N), which include pulse generators PG( 1 )-PG(N) and low level stabilizer LLS( 1 )-LLS(N), respectively.
- the output ends of the shift register units SR( 1 )-SR(N) are respectively coupled to the first ends L( 1 )-L(N) of the corresponding gate lines GL( 1 )-GL(N).
- the shift register 110 can sequentially output gate driving signals GS( 1 )-GS(N) to the corresponding gate lines GL( 1 )-GL(N) via the shift register units SR( 1 )-SR(N), respectively.
- FIG. 3 for a diagram illustrating a related art nth-stage shift register unit SR(n) among the plurality of shift register units SR( 1 )-SR(N), wherein n is an integer between 1 and N.
- the shift register unit SR(n) includes a pulse generator PG(n) and a low level stabilizer LLS(n).
- the input end of the shift register unit SR(n) is coupled to the output end of a prior-stage shift register unit SR(n ⁇ 1).
- the output end of the shift register unit SR(n) is coupled to the first end L(n) of the gate line GL(n).
- the low level stabilizer LLS(n) includes transistors T 3 , T 4 and T 11 -T 14 .
- the transistors T 11 -T 14 form a pull-down control circuit 11 which can output control signals to the gates of the transistors 13 and T 4 based on the clock signal CLKn and the voltage level of the node Q(n).
- the transistor T 3 can control the signal transmission path between the node Q(n) and the low-level bias voltage VSS, while the transistor T 4 can control the signal transmission path between the first end L(n) of the gate line GL(n) and the low-level bias voltage VSS.
- the pulse generator PG(n) and the low level stabilizer LLS(n) of the shift register unit SR(n) are both disposed in the non-display area 190 and on the same side with respect to the display area 180 .
- the gate line GL(n) of the related art LCD device 100 receives the gate driving signal GS(n) generated by the pulse generators PG(n) at the first end L(n); during other periods excluding the output period of the shift register unit SR(n), the voltage level of the gate line GL(n) in the related art LCD device 100 is maintained using the transistors T 3 and T 4 of the low-level stabilizer LLS(n).
- the related art LCD device 100 adopts a uni-directional voltage stabilizing structure, in which the node Q(n) is pulled down to the low-level bias voltage VSS via the turned-on transistor T 3 , thereby turning off the transistor T 2 and preventing the first end L(n) of the gate line GL(n) from being influenced by the clock signal CLKn. Meanwhile, the first end L(n) of the gate line GL(n) is pulled down to the low-level bias voltage VSS via the turned-on transistor T 4 , thereby keeping the gate driving signal GS(n) at the low level from the signal input side.
- the channel width/length ratio of a transistor is determined based on how much driving is required.
- a transistor having a larger channel width/length ratio provides higher driving capability, but occupies larger circuit space.
- the pull-down circuit 11 generally adopts the transistors T 11 -T 14 with small channel width/length ratio, which can provide sufficient driving for generating the control signals of the transistor T 3 . Therefore, when performing miniaturization or rim reduction in the LCD device, the major impact on panel size is mainly contributed by the channel width/length ratios W/L 1 ⁇ W/L 4 of the transistors T 1 -T 4 .
- the pulse generator PG(n) receives the input signal using the transistor T 1 and outputs the gate driving signal GS(n) for driving the gate line GL(n) using the transistor T 2
- the transistor T 2 needs to provide much higher driving capability than the transistor T 1 .
- the low-level stabilizer LLS(n) maintains the voltage level of the node Q(n) using the transistor T 3 and maintains the voltage level of the entire output using the transistor T 4
- the transistor T 4 needs to provide much higher driving capability than the transistor T 3 .
- W/L 1 is about 300
- W/L 2 is about 2000
- W/L 3 is about 40
- W/L 4 is about 300.
- the capacitor C D in FIG. 3 may be a parasitic capacitor of the largest transistor T 1 .
- the non-display area around the display area includes dummy space regardless of the position of the driving circuits.
- the related art LCD device 100 adopts a uni-directional driving and stabilizing structure, in which the pulse generator PG(n) and the low-level stabilizer LLS(n) of the shift register unit SR(n) are both disposed in the dummy space of the non-display area 190 at the same side with respect to the display area 180 . Since the transistors T 1 -T 4 occupy large circuit space, rim reduction cannot be effectively performed on the LCD device 100 .
- the present invention provides an LCD device having bi-directional stabilization mechanism comprising a display area in which a plurality of parallel gate lines are disposed; a non-display area having a first area and a second area, wherein the first and second areas are located on opposite sides with respect to the display area; a shift register having a plurality of shift register units coupled in series, wherein a shift register among the plurality of shift register drives a corresponding gate line among the plurality of gate lines.
- the shift register units comprises a first circuit disposed in the first area and a second circuit disposed in the second area.
- the first circuit comprises a pulse generator for generating a driving signal based on an input signal and comprising an input end for receiving the input signal, an output end coupled to a first end of the corresponding gate line for outputting the driving signal, and a node; a first transistor having a first channel width/length ratio for maintaining a voltage level of the node based on a first control signal and comprising a first end coupled to the node, a second end for receiving a first voltage, and a control end for receiving the first control signal.
- the second circuit comprises a second transistor having a second channel width/length ratio for maintaining a voltage level at a second end of the corresponding gate line based on a second control signal and comprising a first end coupled to the second end of the corresponding gate line, a second end for receiving a second voltage, and a control end for receiving the second control signal.
- the first channel width/length ratio is smaller than the second channel width/length ratio and the layout area of the first circuit is larger than the layout area of the second circuit.
- the present invention further provides a shift register which provides bi-directional stabilization mechanism and includes a plurality of shift register units coupled in series for driving a plurality of loads.
- a shift register among the plurality of shift register comprises a first circuit disposed in the first area and a second circuit disposed in the second area.
- the first circuit comprises a pulse generator for generating a driving signal based on an input signal and comprising an input end for receiving the input signal, an output end coupled to a first end of a corresponding load among the plurality of loads for outputting the driving signal, and a node; a first transistor having a first channel width/length ratio for maintaining a voltage level of the node based on a first control signal and comprising a first end coupled to the node, a second end for receiving a first voltage, and a control end for receiving the first control signal.
- the second circuit comprises a second transistor having a second channel width/length ratio for maintaining a voltage level at a second end of the corresponding load based on a second control signal and comprising a first end coupled to the second end of the corresponding load, a second end for receiving a second voltage, and a control end for receiving the second control signal.
- the first channel width/length ratio is smaller than the second channel width/length ratio and the layout area of the first circuit is larger than the layout area of the second circuit.
- FIG. 1 is a top-view diagram of a related art LCD device.
- FIG. 2 is a simplified block diagram of a related art LCD device.
- FIG. 3 is a diagram illustrating a related art nth-stage shift register unit.
- FIG. 4 is a top-view diagram of an LCD device according to the present invention.
- FIG. 5 is a simplified block diagram of the LCD device according to the present invention.
- FIG. 6 is a diagram illustrating the nth-stage output of the LCD device according to a first embodiment of the present invention.
- FIG. 7 is a diagram illustrating the nth-stage output of the LCD device according to a second embodiment of the present invention.
- FIG. 8 is a diagram illustrating the nth-stage output of the LCD device according to a third embodiment of the present invention.
- FIG. 9 is a diagram illustrating the nth-stage output of the LCD device according to a fourth embodiment of the present invention.
- FIG. 10 is an exemplary timing diagram illustrating the operations of the LCD device according to the embodiments of the present invention.
- FIG. 4 a top-view diagram of an LCD device 200 according to the present invention.
- the LCD device 200 fabricated using GOA technique, includes a display area 280 and a non-display area 290 .
- a first driving circuit 210 , a second driving circuit 220 , a source driver 230 , a clock generator 240 and a power supply 250 are disposed in the non-display area 290 .
- the first driving circuit 210 and the second driving circuit 220 are located on the opposite sides with respect to the display area 280 for driving the pixels (not shown in FIG. 4 ) in the display area 280 in order to display images.
- FIG. 5 merely depicts a partial structure of the LCD device 200 , including a plurality of gate lines GL( 1 ) ⁇ GL(N) disposed in the display area 280 , as well as the first driving circuit 210 , the second driving circuit 220 , the clock generator 240 and the power supply 250 disposed in the non-display area 290 .
- the clock generator 240 can provide a start pulse signal VST and clock signals CLK 1 -CLKm (m is an integer not greater than N) for operating the first driving circuit 210 and the second driving circuit 220 .
- the power supply 250 can provide bias voltages, such as VSS, VDD 1 or VDD 2 , for operating the first driving circuit 210 and the second driving circuit 220 .
- the first driving circuit 210 includes a plurality of serially-coupled shift register units SR( 1 )-SR(N), which include pulse generators PG( 1 )-PG(N) and low level stabilizer LLSL( 1 )-LLSL(N), respectively.
- the output ends of the shift register units SR( 1 )-SR(N) are respectively coupled to the first ends L( 1 )-L(N) of the corresponding gate lines GL( 1 )-GL(N).
- the second driving circuit 220 includes a plurality of low level stabilizer LLSR( 1 )-LLSR(N) respectively coupled to the second ends R( 1 )-R(N) of the corresponding gate lines GL( 1 )-GL(N).
- FIG. 6 shows an nth-stage shift register unit SR(n) among the plurality of shift register units SR( 1 )-SR(N) in the first driving circuit 210 , an nth-stage low level stabilizer LLSR(n) in the second driving circuit 220 , and the gate line GL(n), wherein n is an integer between 1 and N.
- the shift register unit SR(n) according to the first embodiment of the present invention includes a pulse generator PG (n) and a low level stabilizer LLSL(n).
- the input end of the shift register unit SR(n) is coupled to the output end of a prior-stage shift register unit SR(n ⁇ 1).
- the output end of the shift register unit SR(n) is coupled to the first end L(n) of the gate line GL(n).
- the low level stabilizer LLSL(n) includes transistors T 3 and T 11 -T 14 .
- the transistors T 11 -T 14 form a pull-down control circuit 11 which can output control signals to the gate of the transistor T 3 based on the clock signal CLKn and the voltage level of the node Q(n).
- the transistor T 3 can thus control the signal transmission path between the node Q(n) and the low-level bias voltage VSS based on its gate voltage.
- the low level stabilizer LLSR(n) includes transistors T 4 and T 21 -T 24 .
- the transistors T 21 -T 24 form a pull-down control circuit 21 which can output control signals to the gate of the transistor T 4 based on the clock signal CLKn and the voltage level at the second end R(n) of the gate line GL(n).
- the transistor T 4 can thus control the signal transmission path between the second end R(n) of the gate line GL(n) and the low-level bias voltage VSS based on its gate voltage.
- the first driving circuit 210 and the second driving circuit 220 are disposed in the non-display area 290 and on the opposite sides with respect to the display area 280 .
- the gate line GL(n) of the LCD device 200 receives the gate driving signal GS(n) generated by the pulse generators PG (n) at the first end L(n); during other periods excluding the output period of the shift register unit SR(n), the LCD device 200 adopts a bi-direction stabilizing structure in which the voltage level of the gate line GL(n) is maintained from both sides using the transistor T 3 of the first driving circuit 210 and the transistor T 4 of the second driving circuit 220 , respectively.
- the LCD device 200 provides voltage stabilization at the first end L(n) of the gate line GL(n) using the turned-on transistor T 3 , thereby turning off the transistor T 2 and preventing the first end L(n) of the gate line GL(n) from being influenced by the clock signal CLKn.
- the LCD device 200 provides voltage stabilization at the second end R(n) of the gate line GL(n) using the turned-on transistor T 4 , thereby pulling down the second end R(n) of the gate line GL(n) to the low-level bias voltage VSS.
- the gate driving signal GS(n) is maintained at the low level from the opposite side with respect to the signal input side.
- the pulse generator PG(n) receives the input signal using the transistor T 1 and outputs the gate driving signal GS(n) for driving the gate line GL(n) using the transistor T 2
- the transistor T 2 needs to provide much higher driving capability than the transistor T 1 .
- the low-level stabilizer LLSL(n) maintains the voltage level of the node Q(n) using the transistor T 3 and maintains the voltage level of the entire output using the transistor T 4
- the transistor T 4 needs to provide much higher driving capability than the transistor T 3 .
- the capacitor C D in FIG. 6 may be a parasitic capacitor of the largest transistor T 1 .
- the pull-down circuits 11 and 21 generally adopt transistors with small channel width/length ratio, which can provide sufficient driving for generating the control signals of the transistors T 3 and T 4 .
- the channel width/length ratio W/L 1 of the transistor T 1 can be around 300
- the channel width/length ratio W/L 2 of the transistor T 2 can be around 2000
- the channel width/length ratio W/L 3 of the transistor T 3 can be around 40
- the channel width/length ratio W/L 4 of the transistor T 4 can be around 300.
- the above-mentioned values merely illustrate the relationship between the channel width/length ratios W/L 1 -W/L 4 of the transistors T 1 -T 4 , and do not limit the scope of the present invention.
- the non-display area around the display area includes dummy space regardless of the position of the driving circuits.
- the first driving circuit 210 for pulling down the node Q(n) is disposed in the dummy space of the non-display area 290 and adjacent to a first side of the display area 280
- the second driving circuit 220 for stabilizing the gate output is disposed in the dummy space of the non-display area 290 and adjacent to a second side of the display area 280 , wherein the first and second sides are two opposite sides with respect to the display area 280 .
- the pulse generator PG(n) of the first driving circuit 210 adopts the output transistor T 2 with high driving capability for generating the gate driving signal GS(n), the first driving circuit 210 is larger than the second driving circuit 220 .
- the transistor T 4 having larger channel width/length ratio is disposed in the dummy space of the non-display area 290 and adjacent to the second side of the display area 280 in the first embodiment of the present invention. Therefore, the circuit layout area of the first driving circuit 210 can be largely reduced and rim reduction can be effectively performed on the LCD device 200 .
- FIG. 7 shows an nth-stage shift register unit SR(n) among the plurality of shift register units SR( 1 )-SR(N) in the first driving circuit 210 , an nth-stage low level stabilizer LLSR(n) in the second driving circuit 220 , and the gate line GL(n), wherein n is an integer between 1 and N.
- the first and second embodiments of the present invention have similar arrangements, but differ in the structure of the low level stabilizer LLSL(n) in the first driving circuit 210 .
- the low level stabilizer LLSL(n) according to the second embodiment of the present invention further includes a transistor T 5 for controlling the signal transmission path between the first end L(n) of the gate line GL(n) and the low-level bias voltage VSS based on the control signals transmitted from the pull-down control circuit 11 .
- the LCD device 200 according to the second embodiment of the present invention adopts a bi-directional stabilizing structure in which the voltage level of the gate line GL(n) is maintained from both sides of the gate line GL(n) using the transistors T 3 and T 5 of the first driving circuit 210 and the transistor T 4 of the second driving circuit 220 , respectively.
- the LCD device 200 provides voltage stabilization at the first end L(n) of the gate line GL(n) using the turned-on transistor T 3 , thereby turning off the transistor T 2 and preventing the first end L(n) of the gate line GL(n) from being influenced by the clock signal CLKn during non-output periods.
- the LCD device 200 according to the second embodiment of the present invention provides voltage stabilization at the second end R(n) of the gate line GL(n) using the turned-on transistor T 4 , thereby pulling down the second end R(n) of the gate line GL(n) to the low-level bias voltage VSS.
- the gate driving signal GS(n) is maintained at the low level from the opposite side with respect to the signal input side.
- the non-display area around the display area includes dummy space regardless of the position of the driving circuits.
- the first driving circuit 210 for pulling down the node Q(n) and for stabilizing partial gate output is disposed in the dummy space of the non-display area 290 and adjacent to a first side of the display area 280
- the second driving circuit 220 for stabilizing partial gate output is disposed in the dummy space of the non-display area 290 and adjacent to a second side of the display area 280
- the first and second sides are two opposite sides with respect to the display area 280 .
- the transistor T 4 of the second driving circuit 220 can stabilize gate output from the opposite side with respect to the signal input side, the transistor T 3 of the first driving circuit 210 can adopt the transistor T 5 having a smaller channel width/length ratio. Therefore, the circuit layout area of the first driving circuit 210 can be largely reduced and rim reduction can be effectively performed on the LCD device 200 .
- the channel width/length ratio W/L 1 of the transistor T 1 can be around 300
- the channel width/length ratio W/L 2 of the transistor T 2 can be around 2000
- the channel width/length ratio W/L 3 of the transistor T 3 can be around 40
- the channel width/length ratio W/L 4 of the transistor T 4 can be around x
- the channel width/length ratio W/L 5 of the transistor T 5 can be around (300 ⁇ x).
- the value of x determines the percentage of gate stabilization performed by the transistors T 4 and T 5 .
- x is greater than (300 ⁇ x) so as to effectively minimize the circuit layout area of the first driving circuit 210 .
- the above-mentioned values merely illustrate the relationship between the channel width/length ratios W/L 1 -W/L 5 of the transistors T 1 -T 5 , and do not limit the scope of the present invention.
- FIG. 8 shows an nth-stage shift register unit SR(n) among the plurality of shift register units SR( 1 )-SR(N) in the first driving circuit 210 , an nth-stage low level stabilizer LLSR(n) in the second driving circuit 220 , and the gate line GL(n), wherein n is an integer between 1 and N.
- the first and third embodiments of the present invention have similar arrangement, but differ in the structures of the low level stabilizer LLSL(n) in the first driving circuit 210 and the low level stabilizer LLSR(n) in the second driving circuit 220 .
- the low level stabilizer LLSL(n) includes transistors T 31 , T 32 and T 11 -T 14 .
- the transistors T 11 and T 12 form a pull-down control circuit 11 which can output control signals to the gate of the transistor T 31 based on the voltage VDD 1 and the voltage level of the node Q(n).
- the transistor T 31 can thus control the signal transmission path between the node Q(n) and the low-level bias voltage VSS based on its gate voltage.
- the low level stabilizer LLSR(n) according to the third embodiment of the present invention includes transistors T 41 , T 42 and T 21 -T 24 .
- the transistors T 21 and T 22 form a pull-down control circuit 21 which can output control signals to the gate of the transistor T 41 based on the voltage VDD 1 and the voltage level of the second end R(n) of the gate line GL(n).
- the transistor T 41 can thus control the signal transmission path between the second end R(n) of the gate line GL(n) and the low-level bias voltage VSS based on its gate voltage.
- the transistors T 23 and T 24 form a pull-down control circuit 22 which can output control signals to the gate of the transistor T 42 based on the voltage VDD 2 and the voltage level of the second end R(n) of the gate line GL(n).
- the transistor T 42 can thus control the signal transmission path between the second end R(n) of the gate line GL(n) and the low-level bias voltage VSS based on its gate voltage.
- the voltage level of the gate line GL(n) in the third embodiment is maintained from both sides of the gate line GL(n) using the transistors T 31 and T 32 of the first driving circuit 210 and the transistors T 41 and T 42 of the second driving circuit 220 .
- the LCD device 200 according to the third embodiment of the present invention provides voltage stabilization at the first end L(n) of the gate line GL(n) using the turned-on transistor T 31 or T 32 , thereby turning off the transistor T 2 and preventing the first end L(n) of the gate line GL(n) from being influenced by the clock signal CLKn during non-output periods.
- the LCD device 200 provides voltage stabilization at the second end R(n) of the gate line GL(n) using the turned-on transistor T 41 or T 42 , thereby pulling down the second end R(n) of the gate line GL(n) to the low-level bias voltage VSS.
- the gate driving signal GS(n) is maintained at the low level from the opposite side with respect to the signal input side.
- the pulse generator PG(n) since the pulse generator PG(n) receives the input signal using the transistor T 1 and outputs the gate driving signal GS(n) for driving the gate line GL(n) using the transistor T 2 , the transistor T 2 needs to provide much higher driving capability than the transistor T 1 . Since the low-level stabilizer LLSL(n) maintains the voltage level of the node Q(n) using the transistor T 31 or T 41 and the low-level stabilizer LLSR(n) maintains the voltage level of the entire output using the transistor T 41 or T 42 , the transistors T 41 and T 42 need to provide much higher driving capability than the transistors T 31 and T 32 .
- the pull-down circuits 11 , 12 , 21 and 22 generally adopt transistors with small channel width/length ratio, which can provide sufficient driving for generating the control signals of the transistors T 31 , T 32 , T 41 and T 42 .
- the channel width/length ratio W/L 1 of the transistor T 1 can be around 300
- the channel width/length ratio W/L 2 of the transistor T 2 can be around 2000
- the channel width/length ratio W/L 3 of the transistors T 31 and T 32 can be around 40
- the channel width/length ratio W/L 4 of the transistors T 41 and T 42 can be around 300.
- the above-mentioned values merely illustrate the relationship between the channel width/length ratios W/L 1 -W/L 4 of the transistors T 1 , T 2 , T 31 , T 32 , T 41 and T 42 , and do not limit the scope of the present invention.
- the non-display area around the display area includes dummy space regardless of the position of the driving circuits.
- the first driving circuit 210 for pulling down the node Q(n) is disposed in the dummy space of the non-display area 290 and adjacent to a first side of the display area 280
- the second driving circuit 220 for stabilizing the gate output is disposed in the dummy space of the non-display area 290 and adjacent to a second side of the display area 280 , wherein the first and second sides are two opposite sides with respect to the display area 280 .
- the pulse generator PG(n) of the first driving circuit 210 adopts the output transistor T 2 for generating the output driving signal GS(n)
- the first driving circuit 210 is larger than the second driving circuit 220 .
- the transistors T 31 , T 32 , T 41 and T 42 for voltage stabilization the transistors T 41 and T 42 having larger channel width/length ratios are disposed in the dummy space of the non-display area 290 and adjacent to the second side of the display area 280 in the third embodiment of the present invention. Therefore, the circuit layout area of the first driving circuit 210 can be largely reduced and rim reduction can be effectively performed on the LCD device 200 .
- FIG. 9 shows an nth-stage shift register unit SR(n) among the plurality of shift register units SR( 1 )-SR(N) in the first driving circuit 210 , an nth-stage low level stabilizer LLSR(n) in the second driving circuit 220 , and the gate line GL(n), wherein n is an integer between 1 and N.
- the third and fourth embodiments of the present invention have similar arrangements, but differ in the structure of the low level stabilizer LLSL(n) in the first driving circuit 210 .
- the low level stabilizer LLSL(n) according to the fourth embodiment of the present invention further includes transistors T 51 and T 52 for controlling the signal transmission path between the first end L(n) of the gate line GL(n) and the low-level bias voltage VSS based on the control signals respectively transmitted from the pull-down control circuits 11 and 12 .
- the LCD device 200 according to the fourth embodiment of the invention adopts a bi-direction voltage stabilization mechanism in which the voltage level of the gate line GL(n) is maintained from both sides using the transistor T 31 , T 32 , T 51 or T 52 of the first driving circuit 210 and the transistor T 41 or T 42 of the second driving circuit 220 .
- the LCD device 200 provides voltage stabilization at the first end L(n) of the gate line GL(n) using the turned-on transistor T 31 or T 32 , thereby turning off the transistor T 2 and preventing the first end L(n) of the gate line GL(n) from being influenced by the clock signal CLKn during non-output periods. Meanwhile, the first end L(n) of the gate line GL(n) is pulled down to the low voltage level VSS using the turned-on transistor T 51 or T 52 . In other words, the gate driving signal GS(n) is maintained at the low level from the signal input side.
- the LCD device 200 provides voltage stabilization at the second end R(n) of the gate line GL(n) via the turned-on transistor T 41 or T 42 , thereby pulling down the second end R(n) of the gate line GL(n) to the low-level bias voltage VSS.
- the gate driving signal GS(n) is maintained at the low level from the opposite side with respect to the signal input side.
- the non-display area around the display area includes dummy space regardless of the position of the driving circuits.
- the first driving circuit 210 for pulling down the node Q(n) and for stabilizing partial gate output is disposed in the dummy space of the non-display area 290 and adjacent to a first side of the display area 280
- the second driving circuit 220 for stabilizing partial gate output is disposed in the dummy space of the non-display area 290 and adjacent to a second side of the display area 280
- the first and second sides are two opposite sides with respect to the display area 280 .
- the first driving circuit 210 can adopt the transistors T 51 and T 52 having smaller channel width/length ratio. Therefore, the circuit layout area of the first driving circuit 210 can be largely reduced and rim reduction can be effectively performed on the LCD device 200 .
- the channel width/length ratio W/L 1 of the transistor T 1 can be around 300
- the channel width/length ratio W/L 2 of the transistor T 2 can be around 2000
- the channel width/length ratio W/L 3 of the transistors T 31 and T 32 can be around 40
- the channel width/length ratio W/L 4 of the transistors T 41 and T 42 can be around x
- the channel width/length ratio W/L 5 of the transistors T 51 and T 52 can be around (300 ⁇ x).
- the value of x determines the percentage of gate stabilization performed by the transistors T 41 , T 42 , T 51 and T 52 .
- x is greater than (300 ⁇ x) so as to effectively minimize the circuit layout area of the first driving circuit 210 .
- the above-mentioned values merely illustrate the relationship between the channel width/length ratios W/L 1 -W/L 5 of the transistors T 1 , T 2 , T 31 , T 32 , T 41 , T 42 , T 51 and T 52 , and do not limit the scope of the present invention.
- the transistors mentioned in the embodiments of the present invention can be thin film transistor (TFT) switches or other devices providing similar function.
- TFT thin film transistor
- FIG. 10 depicts the waveforms of the clock signals CLKn and CLKn ⁇ 1, the start pulse signal VST, the gate driving signals GS( 1 )-GS(n), and the node Q(n).
- the present invention provides an LCD device having bi-directional voltage stabilization mechanism.
- the driving circuits are disposed in the dummy space of the non-display area and on two opposite sides with respect to the display area. Therefore, the circuit layout area on the signal input side can largely be reduced and rim reduction can be effectively performed.
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Liquid Crystal Display Device Control (AREA)
- Liquid Crystal (AREA)
- Shift Register Type Memory (AREA)
Abstract
Description
- 1. Field of the Invention
- The present invention is related to a display device, and more particularly, to a liquid crystal display device having bi-direction voltage stabilization mechanism.
- 2. Description of the Prior Art
- Liquid crystal display (LCD) devices, characterized in low radiation, thin appearance and low power consumption, have gradually replaced traditional cathode ray tube display (CRT) devices and widely used in electronic devices such as notebook computers, personal digital assistants (PDAs), flat panel TVs or mobile phones. Traditional LCD devices display images by driving the pixels of the panel using external driving chips. In order to reduce the number of devices and to lower manufacturing cost, gate on array (GOA) technique has been developed, in which gate drivers are directly fabricated on the panel where the pixels are disposed.
- Reference is made to
FIG. 1 for a top-view diagram of a relatedart LCD device 100. TheLCD device 100, fabricated using GOA technique, includes adisplay area 180 and anon-display area 190. Ashift register 110, asource driver 130, aclock generator 140 and apower supply 150 are disposed in thenon-display area 190 for driving the pixels (not shown inFIG. 1 ) in thedisplay area 180 in order to display images. - Reference is made to
FIG. 2 for a simplified block diagram of theLCD device 100.FIG. 2 merely depicts a partial structure of theLCD device 100, including a plurality of gate lines GL(1)˜GL(N) disposed in thedisplay area 180, as well as theshift register 110, theclock generator 140, and thepower supply 150 disposed in thenon-display area 190. Theclock generator 140 can provide a start pulse signal VST and clock signals CLK1-CLKm for operating theshift register 110. Thepower supply 150 can provide a bias voltage VSS for operating theshift register 110. Theshift register 110 includes a plurality of serially-coupled shift register units SR(1)-SR(N), which include pulse generators PG(1)-PG(N) and low level stabilizer LLS(1)-LLS(N), respectively. The output ends of the shift register units SR(1)-SR(N) are respectively coupled to the first ends L(1)-L(N) of the corresponding gate lines GL(1)-GL(N). Based on the clock signals CLK1-CLKm and the start pulse signal VST, theshift register 110 can sequentially output gate driving signals GS(1)-GS(N) to the corresponding gate lines GL(1)-GL(N) via the shift register units SR(1)-SR(N), respectively. - Reference is made to
FIG. 3 for a diagram illustrating a related art nth-stage shift register unit SR(n) among the plurality of shift register units SR(1)-SR(N), wherein n is an integer between 1 and N. The shift register unit SR(n) includes a pulse generator PG(n) and a low level stabilizer LLS(n). The input end of the shift register unit SR(n) is coupled to the output end of a prior-stage shift register unit SR(n−1). The output end of the shift register unit SR(n) is coupled to the first end L(n) of the gate line GL(n). - The pulse generators PG(n), including transistors T1, T2, T9 and T10, can generate gate driving signal GS(n) based on the clock signal CLKn and the gate driving signal GS(n−1) transmitted from the prior-stage shift register unit SR(n−1). The low level stabilizer LLS(n) includes transistors T3, T4 and T11-T14. The transistors T11-T14 form a pull-
down control circuit 11 which can output control signals to the gates of the transistors 13 and T4 based on the clock signal CLKn and the voltage level of the node Q(n). Therefore, based on respective gate voltages, the transistor T3 can control the signal transmission path between the node Q(n) and the low-level bias voltage VSS, while the transistor T4 can control the signal transmission path between the first end L(n) of the gate line GL(n) and the low-level bias voltage VSS. - As shown
FIG. 1 , the pulse generator PG(n) and the low level stabilizer LLS(n) of the shift register unit SR(n) are both disposed in thenon-display area 190 and on the same side with respect to thedisplay area 180. During the output period of the shift register unit SR(n), the gate line GL(n) of the relatedart LCD device 100 receives the gate driving signal GS(n) generated by the pulse generators PG(n) at the first end L(n); during other periods excluding the output period of the shift register unit SR(n), the voltage level of the gate line GL(n) in the relatedart LCD device 100 is maintained using the transistors T3 and T4 of the low-level stabilizer LLS(n). The relatedart LCD device 100 adopts a uni-directional voltage stabilizing structure, in which the node Q(n) is pulled down to the low-level bias voltage VSS via the turned-on transistor T3, thereby turning off the transistor T2 and preventing the first end L(n) of the gate line GL(n) from being influenced by the clock signal CLKn. Meanwhile, the first end L(n) of the gate line GL(n) is pulled down to the low-level bias voltage VSS via the turned-on transistor T4, thereby keeping the gate driving signal GS(n) at the low level from the signal input side. - In the driving circuits of an LCD device, the channel width/length ratio of a transistor is determined based on how much driving is required. A transistor having a larger channel width/length ratio provides higher driving capability, but occupies larger circuit space. The pull-
down circuit 11 generally adopts the transistors T11-T14 with small channel width/length ratio, which can provide sufficient driving for generating the control signals of the transistor T3. Therefore, when performing miniaturization or rim reduction in the LCD device, the major impact on panel size is mainly contributed by the channel width/length ratios W/L1˜W/L4 of the transistors T1-T4. - In the related
art LCD device 100, since the pulse generator PG(n) receives the input signal using the transistor T1 and outputs the gate driving signal GS(n) for driving the gate line GL(n) using the transistor T2, the transistor T2 needs to provide much higher driving capability than the transistor T1. Since the low-level stabilizer LLS(n) maintains the voltage level of the node Q(n) using the transistor T3 and maintains the voltage level of the entire output using the transistor T4, the transistor T4 needs to provide much higher driving capability than the transistor T3. Generally, W/L1 is about 300, W/L2 is about 2000, W/L3 is about 40, and W/L4 is about 300. The capacitor CD inFIG. 3 may be a parasitic capacitor of the largest transistor T1. - As shown in
FIG. 1 , the non-display area around the display area includes dummy space regardless of the position of the driving circuits. The relatedart LCD device 100 adopts a uni-directional driving and stabilizing structure, in which the pulse generator PG(n) and the low-level stabilizer LLS(n) of the shift register unit SR(n) are both disposed in the dummy space of thenon-display area 190 at the same side with respect to thedisplay area 180. Since the transistors T1-T4 occupy large circuit space, rim reduction cannot be effectively performed on theLCD device 100. - The present invention provides an LCD device having bi-directional stabilization mechanism comprising a display area in which a plurality of parallel gate lines are disposed; a non-display area having a first area and a second area, wherein the first and second areas are located on opposite sides with respect to the display area; a shift register having a plurality of shift register units coupled in series, wherein a shift register among the plurality of shift register drives a corresponding gate line among the plurality of gate lines. The shift register units comprises a first circuit disposed in the first area and a second circuit disposed in the second area. The first circuit comprises a pulse generator for generating a driving signal based on an input signal and comprising an input end for receiving the input signal, an output end coupled to a first end of the corresponding gate line for outputting the driving signal, and a node; a first transistor having a first channel width/length ratio for maintaining a voltage level of the node based on a first control signal and comprising a first end coupled to the node, a second end for receiving a first voltage, and a control end for receiving the first control signal. The second circuit comprises a second transistor having a second channel width/length ratio for maintaining a voltage level at a second end of the corresponding gate line based on a second control signal and comprising a first end coupled to the second end of the corresponding gate line, a second end for receiving a second voltage, and a control end for receiving the second control signal. The first channel width/length ratio is smaller than the second channel width/length ratio and the layout area of the first circuit is larger than the layout area of the second circuit.
- The present invention further provides a shift register which provides bi-directional stabilization mechanism and includes a plurality of shift register units coupled in series for driving a plurality of loads. A shift register among the plurality of shift register comprises a first circuit disposed in the first area and a second circuit disposed in the second area. The first circuit comprises a pulse generator for generating a driving signal based on an input signal and comprising an input end for receiving the input signal, an output end coupled to a first end of a corresponding load among the plurality of loads for outputting the driving signal, and a node; a first transistor having a first channel width/length ratio for maintaining a voltage level of the node based on a first control signal and comprising a first end coupled to the node, a second end for receiving a first voltage, and a control end for receiving the first control signal. The second circuit comprises a second transistor having a second channel width/length ratio for maintaining a voltage level at a second end of the corresponding load based on a second control signal and comprising a first end coupled to the second end of the corresponding load, a second end for receiving a second voltage, and a control end for receiving the second control signal. The first channel width/length ratio is smaller than the second channel width/length ratio and the layout area of the first circuit is larger than the layout area of the second circuit.
- These and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment that is illustrated in the various figures and drawings.
-
FIG. 1 is a top-view diagram of a related art LCD device. -
FIG. 2 is a simplified block diagram of a related art LCD device. -
FIG. 3 is a diagram illustrating a related art nth-stage shift register unit. -
FIG. 4 is a top-view diagram of an LCD device according to the present invention. -
FIG. 5 is a simplified block diagram of the LCD device according to the present invention. -
FIG. 6 is a diagram illustrating the nth-stage output of the LCD device according to a first embodiment of the present invention. -
FIG. 7 is a diagram illustrating the nth-stage output of the LCD device according to a second embodiment of the present invention. -
FIG. 8 is a diagram illustrating the nth-stage output of the LCD device according to a third embodiment of the present invention. -
FIG. 9 is a diagram illustrating the nth-stage output of the LCD device according to a fourth embodiment of the present invention. -
FIG. 10 is an exemplary timing diagram illustrating the operations of the LCD device according to the embodiments of the present invention. - Reference is made to
FIG. 4 for a top-view diagram of anLCD device 200 according to the present invention. TheLCD device 200, fabricated using GOA technique, includes adisplay area 280 and anon-display area 290. Afirst driving circuit 210, asecond driving circuit 220, asource driver 230, aclock generator 240 and apower supply 250 are disposed in thenon-display area 290. Thefirst driving circuit 210 and thesecond driving circuit 220 are located on the opposite sides with respect to thedisplay area 280 for driving the pixels (not shown inFIG. 4 ) in thedisplay area 280 in order to display images. - Reference is made to
FIG. 5 for a simplified block diagram of theLCD device 200 according to the present invention.FIG. 5 merely depicts a partial structure of theLCD device 200, including a plurality of gate lines GL(1)˜GL(N) disposed in thedisplay area 280, as well as thefirst driving circuit 210, thesecond driving circuit 220, theclock generator 240 and thepower supply 250 disposed in thenon-display area 290. Theclock generator 240 can provide a start pulse signal VST and clock signals CLK1-CLKm (m is an integer not greater than N) for operating thefirst driving circuit 210 and thesecond driving circuit 220. Thepower supply 250 can provide bias voltages, such as VSS, VDD1 or VDD2, for operating thefirst driving circuit 210 and thesecond driving circuit 220. Thefirst driving circuit 210 includes a plurality of serially-coupled shift register units SR(1)-SR(N), which include pulse generators PG(1)-PG(N) and low level stabilizer LLSL(1)-LLSL(N), respectively. The output ends of the shift register units SR(1)-SR(N) are respectively coupled to the first ends L(1)-L(N) of the corresponding gate lines GL(1)-GL(N). Thesecond driving circuit 220 includes a plurality of low level stabilizer LLSR(1)-LLSR(N) respectively coupled to the second ends R(1)-R(N) of the corresponding gate lines GL(1)-GL(N). - Reference is made to
FIG. 6 for a diagram illustrating the nth-stage output of theLCD device 200 according to a first embodiment of the present invention.FIG. 6 shows an nth-stage shift register unit SR(n) among the plurality of shift register units SR(1)-SR(N) in thefirst driving circuit 210, an nth-stage low level stabilizer LLSR(n) in thesecond driving circuit 220, and the gate line GL(n), wherein n is an integer between 1 and N. The shift register unit SR(n) according to the first embodiment of the present invention includes a pulse generator PG (n) and a low level stabilizer LLSL(n). The input end of the shift register unit SR(n) is coupled to the output end of a prior-stage shift register unit SR(n−1). The output end of the shift register unit SR(n) is coupled to the first end L(n) of the gate line GL(n). - The pulse generators PG(n), including transistors T1, T2, T9 and T10, can generate the gate driving signal GS(n) based on the clock signal CLKn and the gate driving signal GS(n−1) transmitted from the prior-stage shift register unit SR(n−1). The low level stabilizer LLSL(n) includes transistors T3 and T11-T14. The transistors T11-T14 form a pull-
down control circuit 11 which can output control signals to the gate of the transistor T3 based on the clock signal CLKn and the voltage level of the node Q(n). The transistor T3 can thus control the signal transmission path between the node Q(n) and the low-level bias voltage VSS based on its gate voltage. The low level stabilizer LLSR(n) includes transistors T4 and T21-T24. The transistors T21-T24 form a pull-down control circuit 21 which can output control signals to the gate of the transistor T4 based on the clock signal CLKn and the voltage level at the second end R(n) of the gate line GL(n). The transistor T4 can thus control the signal transmission path between the second end R(n) of the gate line GL(n) and the low-level bias voltage VSS based on its gate voltage. - As shown
FIGS. 4 and 6 , thefirst driving circuit 210 and thesecond driving circuit 220 are disposed in thenon-display area 290 and on the opposite sides with respect to thedisplay area 280. During the output period of the shift register unit SR(n), the gate line GL(n) of theLCD device 200 receives the gate driving signal GS(n) generated by the pulse generators PG (n) at the first end L(n); during other periods excluding the output period of the shift register unit SR(n), theLCD device 200 adopts a bi-direction stabilizing structure in which the voltage level of the gate line GL(n) is maintained from both sides using the transistor T3 of thefirst driving circuit 210 and the transistor T4 of thesecond driving circuit 220, respectively. TheLCD device 200 provides voltage stabilization at the first end L(n) of the gate line GL(n) using the turned-on transistor T3, thereby turning off the transistor T2 and preventing the first end L(n) of the gate line GL(n) from being influenced by the clock signal CLKn. TheLCD device 200 provides voltage stabilization at the second end R(n) of the gate line GL(n) using the turned-on transistor T4, thereby pulling down the second end R(n) of the gate line GL(n) to the low-level bias voltage VSS. In other words, the gate driving signal GS(n) is maintained at the low level from the opposite side with respect to the signal input side. - As previously explained, since the pulse generator PG(n) receives the input signal using the transistor T1 and outputs the gate driving signal GS(n) for driving the gate line GL(n) using the transistor T2, the transistor T2 needs to provide much higher driving capability than the transistor T1. Since the low-level stabilizer LLSL(n) maintains the voltage level of the node Q(n) using the transistor T3 and maintains the voltage level of the entire output using the transistor T4, the transistor T4 needs to provide much higher driving capability than the transistor T3. The capacitor CD in
FIG. 6 may be a parasitic capacitor of the largest transistor T1. The pull-downcircuits - As shown in
FIG. 4 , the non-display area around the display area includes dummy space regardless of the position of the driving circuits. In the first embodiment of the present invention, thefirst driving circuit 210 for pulling down the node Q(n) is disposed in the dummy space of thenon-display area 290 and adjacent to a first side of thedisplay area 280, while thesecond driving circuit 220 for stabilizing the gate output is disposed in the dummy space of thenon-display area 290 and adjacent to a second side of thedisplay area 280, wherein the first and second sides are two opposite sides with respect to thedisplay area 280. Since the pulse generator PG(n) of thefirst driving circuit 210 adopts the output transistor T2 with high driving capability for generating the gate driving signal GS(n), thefirst driving circuit 210 is larger than thesecond driving circuit 220. However, among the transistors T3 and T4 for voltage stabilization, the transistor T4 having larger channel width/length ratio is disposed in the dummy space of thenon-display area 290 and adjacent to the second side of thedisplay area 280 in the first embodiment of the present invention. Therefore, the circuit layout area of thefirst driving circuit 210 can be largely reduced and rim reduction can be effectively performed on theLCD device 200. - Reference is made to
FIG. 7 for a diagram illustrating the nth-stage output of theLCD device 200 according to a second embodiment of the present invention.FIG. 7 shows an nth-stage shift register unit SR(n) among the plurality of shift register units SR(1)-SR(N) in thefirst driving circuit 210, an nth-stage low level stabilizer LLSR(n) in thesecond driving circuit 220, and the gate line GL(n), wherein n is an integer between 1 and N. The first and second embodiments of the present invention have similar arrangements, but differ in the structure of the low level stabilizer LLSL(n) in thefirst driving circuit 210. The low level stabilizer LLSL(n) according to the second embodiment of the present invention further includes a transistor T5 for controlling the signal transmission path between the first end L(n) of the gate line GL(n) and the low-level bias voltage VSS based on the control signals transmitted from the pull-down control circuit 11. During other periods excluding the output period of the shift register unit SR(n), theLCD device 200 according to the second embodiment of the present invention adopts a bi-directional stabilizing structure in which the voltage level of the gate line GL(n) is maintained from both sides of the gate line GL(n) using the transistors T3 and T5 of thefirst driving circuit 210 and the transistor T4 of thesecond driving circuit 220, respectively. TheLCD device 200 according to the second embodiment of the present invention provides voltage stabilization at the first end L(n) of the gate line GL(n) using the turned-on transistor T3, thereby turning off the transistor T2 and preventing the first end L(n) of the gate line GL(n) from being influenced by the clock signal CLKn during non-output periods. TheLCD device 200 according to the second embodiment of the present invention provides voltage stabilization at the second end R(n) of the gate line GL(n) using the turned-on transistor T4, thereby pulling down the second end R(n) of the gate line GL(n) to the low-level bias voltage VSS. In other words, the gate driving signal GS(n) is maintained at the low level from the opposite side with respect to the signal input side. - As shown in
FIG. 4 , the non-display area around the display area includes dummy space regardless of the position of the driving circuits. In the second embodiment of the present invention, thefirst driving circuit 210 for pulling down the node Q(n) and for stabilizing partial gate output is disposed in the dummy space of thenon-display area 290 and adjacent to a first side of thedisplay area 280, while thesecond driving circuit 220 for stabilizing partial gate output is disposed in the dummy space of thenon-display area 290 and adjacent to a second side of thedisplay area 280, wherein the first and second sides are two opposite sides with respect to thedisplay area 280. Since the transistor T4 of thesecond driving circuit 220 can stabilize gate output from the opposite side with respect to the signal input side, the transistor T3 of thefirst driving circuit 210 can adopt the transistor T5 having a smaller channel width/length ratio. Therefore, the circuit layout area of thefirst driving circuit 210 can be largely reduced and rim reduction can be effectively performed on theLCD device 200. In the second embodiment of the present invention, the channel width/length ratio W/L1 of the transistor T1 can be around 300, the channel width/length ratio W/L2 of the transistor T2 can be around 2000, the channel width/length ratio W/L3 of the transistor T3 can be around 40, the channel width/length ratio W/L4 of the transistor T4 can be around x, and the channel width/length ratio W/L5 of the transistor T5 can be around (300−x). The value of x determines the percentage of gate stabilization performed by the transistors T4 and T5. In the preferred embodiment of the present invention, x is greater than (300−x) so as to effectively minimize the circuit layout area of thefirst driving circuit 210. However, the above-mentioned values merely illustrate the relationship between the channel width/length ratios W/L1-W/L5 of the transistors T1-T5, and do not limit the scope of the present invention. - Reference is made to
FIG. 8 for a diagram illustrating the nth-stage output of theLCD device 200 according to a third embodiment of the present invention.FIG. 8 shows an nth-stage shift register unit SR(n) among the plurality of shift register units SR(1)-SR(N) in thefirst driving circuit 210, an nth-stage low level stabilizer LLSR(n) in thesecond driving circuit 220, and the gate line GL(n), wherein n is an integer between 1 and N. The first and third embodiments of the present invention have similar arrangement, but differ in the structures of the low level stabilizer LLSL(n) in thefirst driving circuit 210 and the low level stabilizer LLSR(n) in thesecond driving circuit 220. The low level stabilizer LLSL(n) according to the third embodiment of the present invention includes transistors T31, T32 and T11-T14. The transistors T11 and T12 form a pull-down control circuit 11 which can output control signals to the gate of the transistor T31 based on the voltage VDD1 and the voltage level of the node Q(n). The transistor T31 can thus control the signal transmission path between the node Q(n) and the low-level bias voltage VSS based on its gate voltage. The low level stabilizer LLSR(n) according to the third embodiment of the present invention includes transistors T41, T42 and T21-T24. The transistors T21 and T22 form a pull-down control circuit 21 which can output control signals to the gate of the transistor T41 based on the voltage VDD1 and the voltage level of the second end R(n) of the gate line GL(n). The transistor T41 can thus control the signal transmission path between the second end R(n) of the gate line GL(n) and the low-level bias voltage VSS based on its gate voltage. The transistors T23 and T24 form a pull-down control circuit 22 which can output control signals to the gate of the transistor T42 based on the voltage VDD2 and the voltage level of the second end R(n) of the gate line GL(n). The transistor T42 can thus control the signal transmission path between the second end R(n) of the gate line GL(n) and the low-level bias voltage VSS based on its gate voltage. - During other periods excluding the output period of the shift register unit SR(n), the voltage level of the gate line GL(n) in the third embodiment is maintained from both sides of the gate line GL(n) using the transistors T31 and T32 of the
first driving circuit 210 and the transistors T41 and T42 of thesecond driving circuit 220. TheLCD device 200 according to the third embodiment of the present invention provides voltage stabilization at the first end L(n) of the gate line GL(n) using the turned-on transistor T31 or T32, thereby turning off the transistor T2 and preventing the first end L(n) of the gate line GL(n) from being influenced by the clock signal CLKn during non-output periods. TheLCD device 200 according to the third embodiment of the present invention provides voltage stabilization at the second end R(n) of the gate line GL(n) using the turned-on transistor T41 or T42, thereby pulling down the second end R(n) of the gate line GL(n) to the low-level bias voltage VSS. In other words, the gate driving signal GS(n) is maintained at the low level from the opposite side with respect to the signal input side. - In the third embodiment of the present invention, since the pulse generator PG(n) receives the input signal using the transistor T1 and outputs the gate driving signal GS(n) for driving the gate line GL(n) using the transistor T2, the transistor T2 needs to provide much higher driving capability than the transistor T1. Since the low-level stabilizer LLSL(n) maintains the voltage level of the node Q(n) using the transistor T31 or T41 and the low-level stabilizer LLSR(n) maintains the voltage level of the entire output using the transistor T41 or T42, the transistors T41 and T42 need to provide much higher driving capability than the transistors T31 and T32. The pull-down
circuits - As shown in
FIG. 4 , the non-display area around the display area includes dummy space regardless of the position of the driving circuits. In the third embodiment of the present invention, thefirst driving circuit 210 for pulling down the node Q(n) is disposed in the dummy space of thenon-display area 290 and adjacent to a first side of thedisplay area 280, while thesecond driving circuit 220 for stabilizing the gate output is disposed in the dummy space of thenon-display area 290 and adjacent to a second side of thedisplay area 280, wherein the first and second sides are two opposite sides with respect to thedisplay area 280. Since the pulse generator PG(n) of thefirst driving circuit 210 adopts the output transistor T2 for generating the output driving signal GS(n), thefirst driving circuit 210 is larger than thesecond driving circuit 220. However, among the transistors T31, T32, T41 and T42 for voltage stabilization, the transistors T41 and T42 having larger channel width/length ratios are disposed in the dummy space of thenon-display area 290 and adjacent to the second side of thedisplay area 280 in the third embodiment of the present invention. Therefore, the circuit layout area of thefirst driving circuit 210 can be largely reduced and rim reduction can be effectively performed on theLCD device 200. - Reference is made to
FIG. 9 for a diagram illustrating the nth-stage output of theLCD device 200 according to a fourth embodiment of the present invention.FIG. 9 shows an nth-stage shift register unit SR(n) among the plurality of shift register units SR(1)-SR(N) in thefirst driving circuit 210, an nth-stage low level stabilizer LLSR(n) in thesecond driving circuit 220, and the gate line GL(n), wherein n is an integer between 1 and N. The third and fourth embodiments of the present invention have similar arrangements, but differ in the structure of the low level stabilizer LLSL(n) in thefirst driving circuit 210. The low level stabilizer LLSL(n) according to the fourth embodiment of the present invention further includes transistors T51 and T52 for controlling the signal transmission path between the first end L(n) of the gate line GL(n) and the low-level bias voltage VSS based on the control signals respectively transmitted from the pull-down control circuits LCD device 200 according to the fourth embodiment of the invention adopts a bi-direction voltage stabilization mechanism in which the voltage level of the gate line GL(n) is maintained from both sides using the transistor T31, T32, T51 or T52 of thefirst driving circuit 210 and the transistor T41 or T42 of thesecond driving circuit 220. TheLCD device 200 according to the fourth embodiment of the present invention provides voltage stabilization at the first end L(n) of the gate line GL(n) using the turned-on transistor T31 or T32, thereby turning off the transistor T2 and preventing the first end L(n) of the gate line GL(n) from being influenced by the clock signal CLKn during non-output periods. Meanwhile, the first end L(n) of the gate line GL(n) is pulled down to the low voltage level VSS using the turned-on transistor T51 or T52. In other words, the gate driving signal GS(n) is maintained at the low level from the signal input side. TheLCD device 200 according to the fourth embodiment of the present invention provides voltage stabilization at the second end R(n) of the gate line GL(n) via the turned-on transistor T41 or T42, thereby pulling down the second end R(n) of the gate line GL(n) to the low-level bias voltage VSS. In other words, the gate driving signal GS(n) is maintained at the low level from the opposite side with respect to the signal input side. - As shown in
FIG. 4 , the non-display area around the display area includes dummy space regardless of the position of the driving circuits. In the fourth embodiment of the present invention, thefirst driving circuit 210 for pulling down the node Q(n) and for stabilizing partial gate output is disposed in the dummy space of thenon-display area 290 and adjacent to a first side of thedisplay area 280, while thesecond driving circuit 220 for stabilizing partial gate output is disposed in the dummy space of thenon-display area 290 and adjacent to a second side of thedisplay area 280, wherein the first and second sides are two opposite sides with respect to thedisplay area 280. Since the transistors T41 and T42 of thesecond driving circuit 220 can stabilize gate output from the opposite side with respect to the signal input side, thefirst driving circuit 210 can adopt the transistors T51 and T52 having smaller channel width/length ratio. Therefore, the circuit layout area of thefirst driving circuit 210 can be largely reduced and rim reduction can be effectively performed on theLCD device 200. In the fourth embodiment of the present invention, the channel width/length ratio W/L1 of the transistor T1 can be around 300, the channel width/length ratio W/L2 of the transistor T2 can be around 2000, the channel width/length ratio W/L3 of the transistors T31 and T32 can be around 40, the channel width/length ratio W/L4 of the transistors T41 and T42 can be around x, and the channel width/length ratio W/L5 of the transistors T51 and T52 can be around (300−x). The value of x determines the percentage of gate stabilization performed by the transistors T41, T42, T51 and T52. In the preferred embodiment of the present invention, x is greater than (300−x) so as to effectively minimize the circuit layout area of thefirst driving circuit 210. However, the above-mentioned values merely illustrate the relationship between the channel width/length ratios W/L1-W/L5 of the transistors T1, T2, T31, T32, T41, T42, T51 and T52, and do not limit the scope of the present invention. - The transistors mentioned in the embodiments of the present invention can be thin film transistor (TFT) switches or other devices providing similar function.
- Reference is made to
FIG. 10 for an exemplary timing diagram illustrating the operations of theLCD device 200 according to the embodiments of the present invention.FIG. 10 depicts the waveforms of the clock signals CLKn and CLKn−1, the start pulse signal VST, the gate driving signals GS(1)-GS(n), and the node Q(n). - The present invention provides an LCD device having bi-directional voltage stabilization mechanism. The driving circuits are disposed in the dummy space of the non-display area and on two opposite sides with respect to the display area. Therefore, the circuit layout area on the signal input side can largely be reduced and rim reduction can be effectively performed.
- Those skilled in the art will readily observe that numerous modifications and alterations of the device and method may be made while retaining the teachings of the invention.
Claims (20)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW098108241A TWI401663B (en) | 2009-03-13 | 2009-03-13 | Display device with bi-directional voltage stabilizers |
TW98108241A | 2009-03-13 | ||
TW098108241 | 2009-03-13 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20100231497A1 true US20100231497A1 (en) | 2010-09-16 |
US8223111B2 US8223111B2 (en) | 2012-07-17 |
Family
ID=42730267
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/560,443 Active 2030-11-09 US8223111B2 (en) | 2009-03-13 | 2009-09-16 | Display device providing bi-directional voltage stabilization |
Country Status (3)
Country | Link |
---|---|
US (1) | US8223111B2 (en) |
JP (1) | JP5114465B2 (en) |
TW (1) | TWI401663B (en) |
Cited By (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110002438A1 (en) * | 2009-07-03 | 2011-01-06 | Hong Jae Kim | Dual shift register |
CN103035218A (en) * | 2012-12-14 | 2013-04-10 | 京东方科技集团股份有限公司 | Shifting register unit and gate drive circuit and display device |
CN103280196A (en) * | 2012-09-19 | 2013-09-04 | 上海中航光电子有限公司 | Shifting register and thin film transistor liquid crystal display |
CN103295642A (en) * | 2012-09-19 | 2013-09-11 | 上海中航光电子有限公司 | Shifting register and panel display |
CN103295512A (en) * | 2012-10-22 | 2013-09-11 | 上海中航光电子有限公司 | Shifting register, array substrate and display panel |
CN103295511A (en) * | 2012-09-19 | 2013-09-11 | 上海中航光电子有限公司 | Shifting register and thin film transistor liquid crystal displayer |
CN103996367A (en) * | 2014-04-18 | 2014-08-20 | 京东方科技集团股份有限公司 | Shifting register, gate drive circuit and display device |
WO2015096372A1 (en) * | 2013-12-27 | 2015-07-02 | 京东方科技集团股份有限公司 | Shift register unit and drive method therefor, shift register and display device |
CN105261343A (en) * | 2015-11-24 | 2016-01-20 | 武汉华星光电技术有限公司 | GOA (Gate Driver On Array) driving circuit |
US20160335949A1 (en) * | 2015-05-13 | 2016-11-17 | Hannstar Display (Nanjing) Corporation | Gate driving circuit and display device |
TWI588812B (en) * | 2016-03-23 | 2017-06-21 | 友達光電股份有限公司 | Shift register and sensing display apparatus thereof |
US20170221442A1 (en) * | 2016-02-03 | 2017-08-03 | Boe Technology Group Co., Ltd. | Display device |
US9779683B2 (en) * | 2015-11-26 | 2017-10-03 | Shenzhen China Star Optoelectronics Technology Co., Ltd. | Display panel and GOA circuit |
WO2018129786A1 (en) * | 2017-01-10 | 2018-07-19 | 武汉华星光电技术有限公司 | Cmos goa circuit |
US20180211629A1 (en) * | 2016-08-31 | 2018-07-26 | Shenzhen China Star Optoelectronics Technology Co., Ltd. | Double-side gate driver on array circuit, liquid crystal display panel, and driving method |
US10170069B2 (en) | 2017-01-03 | 2019-01-01 | Boe Technology Group Co., Ltd. | Shift register, driving method thereof and gate driving device having stable output |
CN111081183A (en) * | 2019-12-19 | 2020-04-28 | 武汉华星光电技术有限公司 | GOA device and display panel |
US12100358B2 (en) | 2022-12-12 | 2024-09-24 | Sharp Display Technology Corporation | Scanning signal line drive circuit and display device provided with same |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5245292B2 (en) * | 2007-05-30 | 2013-07-24 | カシオ計算機株式会社 | Shift register circuit and display device |
KR101906929B1 (en) | 2011-10-26 | 2018-10-12 | 삼성디스플레이 주식회사 | Display device |
CN202838908U (en) * | 2012-09-20 | 2013-03-27 | 北京京东方光电科技有限公司 | Grid driving circuit, array substrate and display device |
JP5907854B2 (en) * | 2012-11-28 | 2016-04-26 | 株式会社ジャパンディスプレイ | Display device and electronic device |
US9583063B2 (en) | 2013-09-12 | 2017-02-28 | Semiconductor Energy Laboratory Co., Ltd. | Display device |
KR102444173B1 (en) | 2015-08-12 | 2022-09-19 | 삼성디스플레이 주식회사 | Display device |
CN105405421B (en) * | 2015-11-09 | 2018-04-20 | 深圳市华星光电技术有限公司 | Liquid crystal display and GOA circuits |
KR102655677B1 (en) | 2016-07-04 | 2024-04-11 | 티씨엘 차이나 스타 옵토일렉트로닉스 테크놀로지 컴퍼니 리미티드 | Display device |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030090447A1 (en) * | 2001-09-21 | 2003-05-15 | Hajime Kimura | Display device and driving method thereof |
US6970274B2 (en) * | 2000-07-12 | 2005-11-29 | Sharp Kabushiki Kaisha | Display device and driving method of the same |
US20060061535A1 (en) * | 2004-09-23 | 2006-03-23 | Lg Philips Lcd Co., Ltd. | Liquid crystal display device and method of driving the same |
US7456913B2 (en) * | 2003-06-20 | 2008-11-25 | Hitachi, Ltd. | LCD with first and second circuit regions each with separately optimized transistor properties |
US7796104B2 (en) * | 2005-04-13 | 2010-09-14 | Samsung Electronics Co., Ltd. | Liquid crystal display |
US7936332B2 (en) * | 2006-06-21 | 2011-05-03 | Samsung Electronics Co., Ltd. | Gate driving circuit having reduced ripple effect and display apparatus having the same |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3118358B2 (en) * | 1993-12-21 | 2000-12-18 | 三洋電機株式会社 | Display device |
US6611248B2 (en) * | 2000-05-31 | 2003-08-26 | Casio Computer Co., Ltd. | Shift register and electronic apparatus |
JP4506026B2 (en) | 2000-05-31 | 2010-07-21 | カシオ計算機株式会社 | Shift register, display device, and image sensor |
JP2002133890A (en) * | 2000-10-24 | 2002-05-10 | Alps Electric Co Ltd | Shift register |
JP5055792B2 (en) * | 2006-03-10 | 2012-10-24 | カシオ計算機株式会社 | Matrix display drive circuit and matrix display device having the same |
KR101428713B1 (en) * | 2006-12-11 | 2014-09-30 | 삼성디스플레이 주식회사 | Gate driving circuit and liquid crystal display using thereof |
US20080211760A1 (en) | 2006-12-11 | 2008-09-04 | Seung-Soo Baek | Liquid Crystal Display and Gate Driving Circuit Thereof |
JP2008262071A (en) * | 2007-04-13 | 2008-10-30 | Hitachi Ltd | Image display device |
-
2009
- 2009-03-13 TW TW098108241A patent/TWI401663B/en active
- 2009-09-16 US US12/560,443 patent/US8223111B2/en active Active
- 2009-10-05 JP JP2009231243A patent/JP5114465B2/en active Active
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6970274B2 (en) * | 2000-07-12 | 2005-11-29 | Sharp Kabushiki Kaisha | Display device and driving method of the same |
US20030090447A1 (en) * | 2001-09-21 | 2003-05-15 | Hajime Kimura | Display device and driving method thereof |
US7456913B2 (en) * | 2003-06-20 | 2008-11-25 | Hitachi, Ltd. | LCD with first and second circuit regions each with separately optimized transistor properties |
US20060061535A1 (en) * | 2004-09-23 | 2006-03-23 | Lg Philips Lcd Co., Ltd. | Liquid crystal display device and method of driving the same |
US7796104B2 (en) * | 2005-04-13 | 2010-09-14 | Samsung Electronics Co., Ltd. | Liquid crystal display |
US7936332B2 (en) * | 2006-06-21 | 2011-05-03 | Samsung Electronics Co., Ltd. | Gate driving circuit having reduced ripple effect and display apparatus having the same |
Cited By (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8121244B2 (en) * | 2009-07-03 | 2012-02-21 | Lg Display Co., Ltd. | Dual shift register |
US8238512B2 (en) | 2009-07-03 | 2012-08-07 | Lg Display Co., Ltd. | Dual shift register |
US20110002438A1 (en) * | 2009-07-03 | 2011-01-06 | Hong Jae Kim | Dual shift register |
CN103295511A (en) * | 2012-09-19 | 2013-09-11 | 上海中航光电子有限公司 | Shifting register and thin film transistor liquid crystal displayer |
CN103280196A (en) * | 2012-09-19 | 2013-09-04 | 上海中航光电子有限公司 | Shifting register and thin film transistor liquid crystal display |
CN103295642A (en) * | 2012-09-19 | 2013-09-11 | 上海中航光电子有限公司 | Shifting register and panel display |
CN103295512A (en) * | 2012-10-22 | 2013-09-11 | 上海中航光电子有限公司 | Shifting register, array substrate and display panel |
CN103035218A (en) * | 2012-12-14 | 2013-04-10 | 京东方科技集团股份有限公司 | Shifting register unit and gate drive circuit and display device |
WO2015096372A1 (en) * | 2013-12-27 | 2015-07-02 | 京东方科技集团股份有限公司 | Shift register unit and drive method therefor, shift register and display device |
US9613583B2 (en) | 2013-12-27 | 2017-04-04 | Boe Technology Group Co., Ltd. | Shift register unit and driving method therefor, shift register, display device |
CN103996367A (en) * | 2014-04-18 | 2014-08-20 | 京东方科技集团股份有限公司 | Shifting register, gate drive circuit and display device |
US9842531B2 (en) * | 2015-05-13 | 2017-12-12 | Hannstar Display (Nanjing) Corporation | Gate driving circuit and display device |
US20160335949A1 (en) * | 2015-05-13 | 2016-11-17 | Hannstar Display (Nanjing) Corporation | Gate driving circuit and display device |
CN105261343A (en) * | 2015-11-24 | 2016-01-20 | 武汉华星光电技术有限公司 | GOA (Gate Driver On Array) driving circuit |
US9779683B2 (en) * | 2015-11-26 | 2017-10-03 | Shenzhen China Star Optoelectronics Technology Co., Ltd. | Display panel and GOA circuit |
US20170221442A1 (en) * | 2016-02-03 | 2017-08-03 | Boe Technology Group Co., Ltd. | Display device |
TWI588812B (en) * | 2016-03-23 | 2017-06-21 | 友達光電股份有限公司 | Shift register and sensing display apparatus thereof |
US20180211629A1 (en) * | 2016-08-31 | 2018-07-26 | Shenzhen China Star Optoelectronics Technology Co., Ltd. | Double-side gate driver on array circuit, liquid crystal display panel, and driving method |
US10417985B2 (en) * | 2016-08-31 | 2019-09-17 | Shenzhen China Star Optoelectronics Technology Co., Ltd. | Double-side gate driver on array circuit, liquid crystal display panel, and driving method |
US10170069B2 (en) | 2017-01-03 | 2019-01-01 | Boe Technology Group Co., Ltd. | Shift register, driving method thereof and gate driving device having stable output |
WO2018129786A1 (en) * | 2017-01-10 | 2018-07-19 | 武汉华星光电技术有限公司 | Cmos goa circuit |
CN111081183A (en) * | 2019-12-19 | 2020-04-28 | 武汉华星光电技术有限公司 | GOA device and display panel |
US12100358B2 (en) | 2022-12-12 | 2024-09-24 | Sharp Display Technology Corporation | Scanning signal line drive circuit and display device provided with same |
Also Published As
Publication number | Publication date |
---|---|
TW201033984A (en) | 2010-09-16 |
US8223111B2 (en) | 2012-07-17 |
TWI401663B (en) | 2013-07-11 |
JP5114465B2 (en) | 2013-01-09 |
JP2010218673A (en) | 2010-09-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8223111B2 (en) | Display device providing bi-directional voltage stabilization | |
US7978809B2 (en) | Shift register of a display device | |
US11361728B2 (en) | Gate driving circuit and display apparatus having the same | |
US8218713B2 (en) | Bi-directional shift register | |
US8411017B2 (en) | Shift register and a liquid crystal display device having the same | |
US8229058B2 (en) | Shift register of LCD devices | |
US8421781B2 (en) | Shift register capable of reducing coupling effect | |
KR101443131B1 (en) | Driving circuit, shifting register, gate driver, array substrate and display device | |
KR20230106558A (en) | Gate driving circuit and display device using the same | |
US8963823B2 (en) | Liquid crystal display panel and gate driver circuit of a liquid crystal display panel including shift registers | |
US11676522B2 (en) | Display panel and display device | |
US8836633B2 (en) | Display driving circuit and display panel using the same | |
KR102040659B1 (en) | Scan Driver and Display Device Using the same | |
KR101137847B1 (en) | Shift register and liquid crystal display using the same | |
KR101222948B1 (en) | Shift register and liquid crystal display using the same | |
KR20220096468A (en) | Display Device having Gate Drivier | |
KR102199846B1 (en) | Display device | |
KR20170076951A (en) | Scan Driver, Display Device and Driving Method of Display Device | |
KR20160081861A (en) | Gate driver and display device including thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: AU OPTRONICS CORP., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LIAO, YI-SUEI;CHEN, CHIEN-LIANG;TSAI, MING-YEN;REEL/FRAME:023236/0758 Effective date: 20090910 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |