US20100170708A1 - Method of manufacturing capacitor-embedded low temperature co-fired ceramic substrate - Google Patents
Method of manufacturing capacitor-embedded low temperature co-fired ceramic substrate Download PDFInfo
- Publication number
- US20100170708A1 US20100170708A1 US12/724,239 US72423910A US2010170708A1 US 20100170708 A1 US20100170708 A1 US 20100170708A1 US 72423910 A US72423910 A US 72423910A US 2010170708 A1 US2010170708 A1 US 2010170708A1
- Authority
- US
- United States
- Prior art keywords
- capacitor
- low temperature
- fired
- deposition
- ltcc
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 55
- 239000000919 ceramic Substances 0.000 title claims abstract description 50
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 26
- 239000003990 capacitor Substances 0.000 claims abstract description 119
- 238000000151 deposition Methods 0.000 claims abstract description 85
- 230000008021 deposition Effects 0.000 claims abstract description 75
- 238000010304 firing Methods 0.000 claims abstract description 30
- 238000000034 method Methods 0.000 claims description 29
- 230000008602 contraction Effects 0.000 claims description 9
- 238000004080 punching Methods 0.000 claims description 5
- 239000010410 layer Substances 0.000 description 113
- 239000000463 material Substances 0.000 description 16
- 239000011521 glass Substances 0.000 description 13
- 239000011230 binding agent Substances 0.000 description 12
- 239000003989 dielectric material Substances 0.000 description 7
- 239000007772 electrode material Substances 0.000 description 7
- 239000011229 interlayer Substances 0.000 description 7
- 239000000203 mixture Substances 0.000 description 7
- 239000000956 alloy Substances 0.000 description 6
- 229910045601 alloy Inorganic materials 0.000 description 6
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 6
- 229910052802 copper Inorganic materials 0.000 description 6
- 229910052593 corundum Inorganic materials 0.000 description 6
- 229910052709 silver Inorganic materials 0.000 description 6
- 229910001845 yogo sapphire Inorganic materials 0.000 description 6
- 238000010344 co-firing Methods 0.000 description 5
- 229920001169 thermoplastic Polymers 0.000 description 5
- 239000002861 polymer material Substances 0.000 description 4
- 238000007639 printing Methods 0.000 description 4
- 230000000694 effects Effects 0.000 description 3
- 238000007747 plating Methods 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 2
- 230000003071 parasitic effect Effects 0.000 description 2
- 229920002037 poly(vinyl butyral) polymer Polymers 0.000 description 2
- 239000000843 powder Substances 0.000 description 2
- 229910002113 barium titanate Inorganic materials 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 229910010293 ceramic material Inorganic materials 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 230000002950 deficient Effects 0.000 description 1
- 238000005238 degreasing Methods 0.000 description 1
- 239000002003 electrode paste Substances 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 229920000058 polyacrylate Polymers 0.000 description 1
- 230000002265 prevention Effects 0.000 description 1
- 238000009877 rendering Methods 0.000 description 1
- 238000007650 screen-printing Methods 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 229910000679 solder Inorganic materials 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01G—CAPACITORS; CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES, LIGHT-SENSITIVE OR TEMPERATURE-SENSITIVE DEVICES OF THE ELECTROLYTIC TYPE
- H01G4/00—Fixed capacitors; Processes of their manufacture
- H01G4/30—Stacked capacitors
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01G—CAPACITORS; CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES, LIGHT-SENSITIVE OR TEMPERATURE-SENSITIVE DEVICES OF THE ELECTROLYTIC TYPE
- H01G4/00—Fixed capacitors; Processes of their manufacture
- H01G4/002—Details
- H01G4/228—Terminals
- H01G4/232—Terminals electrically connecting two or more layers of a stacked or rolled capacitor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/16—Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/16—Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor
- H05K1/162—Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor incorporating printed capacitors
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
- H05K1/185—Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit
- H05K1/186—Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit manufactured by mounting on or connecting to patterned circuits before or during embedding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01019—Potassium [K]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
- H01L2924/097—Glass-ceramics, e.g. devitrified glass
- H01L2924/09701—Low temperature co-fired ceramic [LTCC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30107—Inductance
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0216—Reduction of cross-talk, noise or electromagnetic interference
- H05K1/023—Reduction of cross-talk, noise or electromagnetic interference using auxiliary mounted passive components or auxiliary substances
- H05K1/0231—Capacitors or dielectric substances
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/03—Use of materials for the substrate
- H05K1/0306—Inorganic insulating substrates, e.g. ceramic, glass
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
- H05K2201/09672—Superposed layout, i.e. in different planes
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10636—Leadless chip, e.g. chip capacitor or resistor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
- H05K3/4626—Manufacturing multilayer circuits by laminating two or more circuit boards characterised by the insulating layers or materials
- H05K3/4629—Manufacturing multilayer circuits by laminating two or more circuit boards characterised by the insulating layers or materials laminating inorganic sheets comprising printed circuits, e.g. green ceramic sheets
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4688—Composite multilayer circuits, i.e. comprising insulating layers having different properties
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/43—Electric condenser making
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/43—Electric condenser making
- Y10T29/435—Solid dielectric type
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
- Y10T29/49165—Manufacturing circuit on or in base by forming conductive walled aperture in base
Definitions
- the present invention relates to a method of manufacturing a low temperature co-fired ceramic (LTCC) substrate, and more particularly, to a method of manufacturing a capacitor-embedded LTCC substrate, capable of being employed as a package substrate for modules of electronic products.
- LTCC low temperature co-fired ceramic
- FIG. 1 is a cross-sectional view illustrating a high frequency module structure employing a conventional LTCC substrate which has drawn attention due to low-loss high-frequency characteristics.
- a high frequency module 10 includes an LTCC substrate 11 formed of a plurality of LTCC layers 11 a to 11 e , and a passive device such as an IC chip 16 and a capacitor 15 mounted on the substrate 11 .
- the LTCC layers 11 a to 11 e each are provided with a conductive pattern 12 and a conductive via hole 13 to serve as a desired circuit.
- the capacitor 15 needs to be bigger-sized in line with the recent trend of products, thereby rendering it hard to reduce the size of the module itself.
- a high-power capacitor having a capacitance of 100 pF to several nF has the SMD components surface-mounted thereon.
- An aspect of the present invention provides a method of manufacturing a low temperature co-fired ceramic (LTCC) substrate having a high-power capacitor formed of a high dielectric ceramic requiring high temperature co-firing, embedded in an LTCC substrate, thereby mechanically stable and suitable for high frequency conditions.
- LTCC low temperature co-fired ceramic
- a method of manufacturing a capacitor-embedded LTCC substrate including manufacturing a capacitor part by firing a deposition including at least one high dielectric ceramic sheet to form a capacitor part; providing a plurality of low temperature co-fired green sheets each having at least one of a conductive pattern and a conductive via hole thereon; forming an LTCC deposition by depositing the low temperature co-fired green sheets to embed the capacitor part in the LTCC deposition, the embedded capacitor part connected to the one of conductive pattern and conductive via hole of an adjacent one of the green sheets; and firing the LTCC deposition having the capacitor part embedded therein.
- a dielectric constant of a material forming the high dielectric ceramic sheet of the capacitor part may be greater than 1000.
- the LTCC substrate obtained is free from deformation or cracks even though the high dielectric material may contract when fired.
- Each layer of the LTCC substrate is formed of Al 2 O 3 .
- the high dielectric ceramic sheet of the capacitor part may be fired at a temperature of about 1000 to 1400° C., and the LTCC deposition may be fired at a temperature of about 900 to 1100° C.
- the capacitor part may be at least one deposited capacitor block including a plurality of dielectric layers and first and second internal electrodes formed on top and bottom surfaces of the dielectric layers, respectively, and the forming the LTCC deposition includes punching some of the low temperature co-fired green sheets to form at least one cavity inside the LTCC deposition; depositing the low temperature co-fired green sheets; and mounting the deposited capacitor block on the cavity in the depositing process.
- the cavity may have a depth greater than a depth of the deposited capacitor block mounted thereon, considering a contraction degree of the low temperature co-fired green sheets during the firing.
- the forming the LTCC deposition may include compressing a confinement layer onto at least one of a top surface and a bottom surface of the LTCC deposition to prevent contraction of the LTCC deposition, the method further including removing the confinement layer from the LTCC substrate after the firing the LTCC deposition.
- the confinement layer provided to both surfaces of the LTCC deposition more effectively restrains the LTCC deposition from contracting in a planar direction.
- the confinement layer may be formed of a mixture of fired ceramic and glass.
- the glass in the confinement layer is absorbed in a low temperature co-firing ceramic to remain as powder. Therefore, the confinement layer may be easily removed.
- the forming the LTCC deposition may include interposing an internal confinement layer between a corresponding one of the green sheets providing an opening of the cavity and the green sheet adjacent above thereto.
- the internal confinement layer may have a thickness ranging from about 3 to 20 ⁇ m.
- the internal confinement layer may include a fired ceramic layer and glass layers formed on both surfaces of thereof. Here, the glass is absorbed in an adjacent one of the LTCC layers to allow only the ceramic layers to be solidly bonded to an adjacent one thereof.
- the capacitor part may be at least one capacitor layer including a ferroelectric layer having a size approximately identical to a size of the LTCC substrate and the first and second electrodes formed on at least a portion of one of a top surface and a bottom surface of the ferroelectric layer, and the forming the LTCC deposition includes depositing the low temperature co-fired green sheets together with the capacitor layer.
- the forming the LTCC deposition may include compressing a confinement layer onto at least one of a top surface and a bottom surface of the LTCC deposition to prevent contraction of the low temperature co-fired green sheets, the method further including removing the confinement layer from the LTCC substrate after the firing the LTCC deposition.
- the confinement layer is provided on both surfaces of the LTCC deposition.
- the capacitor layer is disposed adjacent to one of the top surface and bottom surface of the LTCC deposition and the confinement layer is provided on another corresponding one of the top surface and bottom surface of the LTCC deposition. This is because the capacitor layer itself prevents the LTCC deposition from contracting in a planar direction in a similar manner to the confinement layer.
- the capacitor layer may further include a conductive via hole extending through a portion of the ferroelectric layer where the first and second electrodes are not formed, to connect one of the conductive pattern and conductive via hole of the green sheets disposed on a top and a bottom of the capacitor layer, respectively, to each other.
- the capacitor layer may have a low dielectric area for surrounding the conductive via hole in the dielectric layer, the low dielectric area formed of a material having a dielectric constant lower than other areas of the capacitor layer. This reduces parasitic inductance caused by the via hole.
- the low dielectric area is formed of a material identical to the LTCC material forming the LTCC substrate.
- the forming the LTCC deposition may include depositing the plurality of low temperature co-fired green sheets to interpose a binder layer between the capacitor layer and an adjacent one of the low temperature co-fired green sheets, thereby increasing binding strength therebetween.
- the binder layer is formed of a thermoplastic polymer material removable during firing of the LTCC deposition.
- the forming the LTCC deposition may include heat-treating the binder layer interposed between the capacitor layer and the adjacent cold temperature co-fired green sheet at a temperature of 60 to 100° C. to activate the thermoplastic polymer material.
- FIG. 1 is a cross-sectional view illustrating a conventional LTCC substrate module
- FIG. 2 is a flow chart for explaining a method of manufacturing a capacitor-embedded LTCC substrate according to an exemplary embodiment of the invention
- FIG. 3 is a cross-sectional view illustrating a method of manufacturing a capacitor-embedded LTCC substrate according to an exemplary embodiment of the invention
- FIG. 4 is a cross-sectional view illustrating a method of manufacturing a capacitor-embedded LTCC substrate using an internal confinement layer according to an exemplary embodiment of the invention
- FIG. 5 is a cross-sectional view illustrating a method of manufacturing a capacitor-embedded LTCC substrate according to an exemplary embodiment of the invention.
- FIG. 6 is a cross-sectional view illustrating a method of manufacturing a capacitor-embedded LTCC using a binder layer according to an exemplary embodiment of the invention.
- FIG. 2 is a flow chart illustrating a method of manufacturing a capacitor-embedded low temperature co-fired ceramic (LTCC) substrate according to an exemplary embodiment of the invention.
- LTCC capacitor-embedded low temperature co-fired ceramic
- LTCC low temperature co-fired ceramic
- a capacitor deposition is formed of a plurality of high dielectric ceramic sheets each having first and second electrodes disposed thereon.
- the capacitor deposition may be variously configured according to a desired capacitor structure.
- the capacitor deposition may be a deposited capacitor block having a plurality of high dielectric ceramic sheets and first and second internal electrodes disposed on both surfaces of the ceramic sheets, respectively.
- the capacitor deposition may be a layer capacitor structure having a capacitor area defined by a single high dielectric ceramic sheet and first and second electrodes disposed on one of a top surface and a bottom surface of the ceramic sheet.
- the capacitor part may be formed of a single capacitor but may be configured as an array capacitor having a plurality of capacitors arranged therein.
- a high dielectric material for this high dielectric ceramic sheet may be a ferroelectric material having a dielectric constant of at least about 1000, particularly, 2000 to 3000.
- a representative example of the high dielectric material includes BaTiO 3 .
- the capacitor deposition is fired at a high temperature to manufacture the capacitor part (operation 21 b ).
- the high dielectric ceramic sheet adopting a general high dielectric material is fired at a temperature of about 1000 to 1400° C.
- the capacitor part may be manufactured in a similar manner to a conventional capacitor fabrication method, however without entailing additional plating in forming external terminals. This is because a low temperature co-fired electrode material is employed to solidly connect the external terminals of the capacitor part with one of conductive patterns and conductive via holes of the LTCC sheets in a later process.
- LTCC sheets are provided.
- the LTCC sheets may be formed of various known materials such as a mixture of Al 2 O 3 and glass.
- the conductive patterns and conductive via holes are formed on the ceramic sheets to serve as a necessary circuit between layers.
- the conductive patterns may be formed by a known art such as screen printing.
- the conductive via holes may be formed by punching and then by printing for filling conductive materials.
- the capacitor part manufactured previously and the LTCC sheets provided as above are deposited to form a deposition.
- the capacitor part may be deposited or mounted by a proper embedding method according to a structure thereof, which will be described later.
- external electrodes of the capacitor part are connected to one of the conductive patterns and conductive via holes of the LTCC sheets, respectively.
- a low temperature co-fired electrode paste formed of such as Ag, Cu, and alloys thereof is added to a connecting portion between the external electrodes of the capacitor part and the conductive patterns (conductive via holes), thereby ensuring secure electrical connection therebetween.
- the LTCC deposition is fired at a low temperature to manufacture a capacitor-embedded LTCC substrate.
- the low temperature firing may be carried out at a temperature of about 900 to 1100° C.
- the capacitor part which has been already fired, does not experience contraction. Rather, the capacitor part formed of a pre-fired material restrains the LTCC deposition from contracting, notably in a planar direction.
- the LTCC substrate obtained may have a bonding pad formed thereon by plating an exposed portion of the conductive patterns with an alloy such as Ni/Au or Ni/Sn. This allows semiconductor parts to be mounted on the LTCC substrate.
- a high dielectric material for the capacitor part may adopt a ferroelectric material having a dielectric constant greater than 1000, but still provides the LTCC substrate free from deformation or cracks despite contraction thereof during the firing.
- FIGS. 3 and 5 illustrate exemplary embodiments in which different embedded capacitors are employed, respectively.
- FIGS. 3A to 3D are cross-sectional views for explaining a method of manufacturing an LTCC substrate in which an embedded capacitor is configured as a deposited chip capacitor according to an exemplary embodiment of the invention.
- a deposition 36 including at least one high dielectric ceramic sheet is fired to manufacture a capacitor part 35 .
- the capacitor part 35 is at least one deposited chip capacitor 35 including a plurality of dielectric layers and first and second internal electrodes 37 a and 37 b formed on top and bottom surfaces of the dielectric layers, respectively.
- the capacitor part also includes external terminals connected to the internal electrodes 37 a and 37 b , respectively.
- the deposited chip capacitor 35 is not limited to a structure of FIG. 3A .
- the deposited chip capacitor part 35 may be configured as one of an array having a plurality of capacitors arranged and a structure in which the external terminals are formed on top and bottom surfaces by the conductive via holes. In this fashion, the capacitor part 35 is manufactured primarily by high temperature firing.
- a plurality of low-temperature green sheets 31 a to 31 f having at least one of conductive patterns 32 and conductive via holes 33 thereon are provided.
- the low-temperature co-fired green sheets 31 a to 31 f may be formed of an appropriate mixture of Al 2 O 3 and glass.
- the conductive patterns 32 and the conductive via holes 33 are formed on the low-temperature co-fired green sheets 31 a to 31 f to serve as a necessary inter-layer circuit.
- the conductive patterns 32 and the conductive via holes 33 are formed of a low temperature co-fired electrode material such as Ag, Cu and alloys thereof. This process can be conducted by a known art such as printing and punching.
- the low temperature co-fired green sheets 31 d and 31 c to be deposited in an inner periphery of the deposition 36 is punched in a certain area to form windows W 1 and W 2 .
- the plurality of low-temperature firing green sheets 31 a to 31 f are deposited to embed the deposited chip capacitor part 35 therein, thereby forming an LTCC deposition 31 .
- the deposited chip capacitor 35 is mounted in a cavity C defined by the windows W 1 and W 2 previously formed. During this mounting, the external terminals of the deposited chip capacitor 35 are connected to the conductive pattern 32 of the specific sheet 31 b to connect to the inter-layer circuit.
- the low temperature firing electrode material such as Ag, Cu and alloys thereof may be employed to assure solid bonding between the external terminals 38 a and 38 b of the deposited chip capacitor 35 and the conductive pattern 32 .
- the cavity C is formed to a depth greater than a depth tc of a deposited capacitor block 35 to occupy a certain extra space g.
- the cavity C has a dimension measured in adequate consideration of a contraction degree of the low-temperature co-fired green sheets, i.e., a material for the low temperature co-fired ceramic sheets and thickness of the layers.
- confinement layers 34 a and 34 b are compressed onto top and bottom surfaces of the LTCC deposition 31 .
- the confinement layers 34 a and 34 b may be provided on a surface of the deposition 31 , but particularly on both surfaces thereof to more effectively prevent the LTCC deposition 31 from contracting in a planar direction and undergoing deformation.
- the confinement layers 34 a and 34 b may be formed of a mixture of a high temperature sintered ceramic power such as Al 2 O 3 and glass.
- the LTCC deposition 31 is fired and then the confinement layers 34 a and 34 b and residue thereof are removed from the LTCC substrate 30 , thereby producing an embedded LTCC substrate 30 as shown in FIG. 3D .
- This process may be performed at a typical low temperature firing temperature of 900 to 1100° C.
- the LTCC deposition 31 is effectively restrained from shrinking in a planar direction, thus free from cracks and deformation. Meanwhile, the LTCC deposition 31 is significantly reduced in its thickness from t 1 to t 2 . Despite this reduction in the thickness of the LTCC deposition 31 , the pre-fired deposited chip capacitor 35 maintains approximately uniform thickness tc. Thus, it is structurally robust to provide an extra space to the cavity, as shown in FIG. 3C .
- the confinement layers 34 a and 34 b are formed of a mixture of the pre-fired ceramic power and glass, after the firing, most of the glass is absorbed in adjacent ones of the low temperature co-fired ceramic substrates 31 a and 31 f to remain only as ceramic power and thereby easily removed.
- a single capacitor 35 is mounted in a single cavity C.
- a plurality of cavities may be formed to embed a plurality of capacitors therein.
- FIG. 4 is a cross-sectional view illustrating a method of manufacturing a capacitor-embedded LTC substrate employing an internal confinement layer.
- FIG. 4 is construed to be similar to a structure shown in FIG. 3C even though in this drawing, conductive patterns and via holes formed on green sheets are omitted in regard to formation of an LTCC deposition.
- confinement layers 44 a and 44 b are compressed onto top and bottom surfaces of the deposition 41 and an internal confinement layer 49 is interposed between a corresponding one of the green sheets providing an opening of the cavity C and the green sheet 41 d adjacent above thereto.
- the internal confinement layer 49 can effectively restrain the LTCC deposition 41 from shrinking locally (as indicated with an arrow) in a cavity C for a capacitor 45 .
- the internal confinement layer 49 is interposed between layers to constitute the deposition 41 and thus required to remain structurally a part of the layer structure even after firing.
- the internal confinement layer 49 includes a pre-fired ceramic layer 49 a and glass layers 49 b formed on both surfaces thereof.
- the ceramic layer 49 a may be formed of a material identical to a post-fired substrate 41 .
- the glass layer 49 a is absorbed in adjacent ones of the low temperature co-fired sheets 41 c and 41 d , leaving only the ceramic layer 49 b .
- the ceramic layer 49 b remains as a part of the LTCC substrate along with an adjacent ceramic layer.
- the internal confinement layer 49 may have a thickness of about at least 3 ⁇ m to sufficiently suppress contraction of the LTCC substrate and about at least 20 ⁇ m to ensure a thinner substrate.
- FIG. 5 is a cross-sectional view illustrating a method of manufacturing a capacitor-embedded LTCC substrate according to an exemplary embodiment of the invention.
- capacitor layers 55 a and 55 b are formed by firing.
- Each of the capacitor layers 55 a and 55 b employed in the present embodiment includes a ferroelectric layer 56 a and 56 b having a size approximately identical to a desired LTCC substrate, and first electrodes 57 a and 57 b and second electrodes 58 a and 58 b formed on at least a portion of one of a top surface and a bottom surface of the capacitor layer 55 a and 55 b.
- the capacitor layers are manufactured primarily by high temperature firing. Alternatively, only the high temperature firing may be limited to be applied to the ferroelectric layers 56 a and 56 b.
- each of the capacitor layers 55 a and 55 b may further include a conductive via hole 53 a extending through a portion of the ferroelectric layers 56 a and 56 b , to connect one of the conductive pattern and conductive via hole of the green sheets, respectively, to each other.
- the conductive via hole 53 a serves an inter-layer circuit of the LTCC substrate.
- the conductive via hole 53 a may cause considerable parasitic inductance unlike the via hole extending through the low dielectric LTCC substrate.
- each of the ferroelectric layers 56 a and 56 b may have a low dielectric area 54 for surrounding the conductive via holes 53 a and 53 b .
- the low dielectric area 54 is formed of a material having a lower dielectric constant than other areas of the capacitor layer.
- the low dielectric area 54 may be formed of a material identical to a low temperature co-fired ceramic material forming the LTCC substrate.
- a plurality of low temperature co-fired green sheets 51 a to 51 e each having at least one of a conductive pattern 52 and a conductive via hole 53 thereon are provided. Also, the capacitor layers 55 a and 55 b are arranged at a desired position to provide deposition.
- the low temperature co-fired green sheets 51 a to 51 e may be formed of an adequate mixture of Al 2 O 3 and glass.
- the conductive patterns 52 and the conductive via holes 53 are formed on the low temperature co-fired green sheets 51 a to 51 e , respectively to serve as a necessary inter-layer circuit.
- the conductive patterns 52 and the conductive via holes 53 are formed of a low temperature firing electrode material such as Ag, Cu and alloys thereof. This process may be conducted by a known art such as printing and punching.
- this process may be performed while the first electrodes 57 a and 57 b and second electrodes 58 a and 58 b of the capacitor layers 55 a and 55 b , respectively, are printed using a low temperature firing electrode material. Since the low dielectric area 54 and the conductive via holes 53 a satisfy low temperature co-firing conditions, only printing and filling are performed in this process but firing is performed in a later process as shown in FIG. 5D .
- the capacitor layers 55 a and 55 b arranged at a desired location and the low temperature co-fired green sheets 51 a to 51 d are compressed to form an LTCC deposition 51 .
- the first electrodes 57 a and 57 b and second electrodes 58 a and 58 b of the capacitor layers 55 a and 55 b are connected to one of conductive via holes and conductive patterns 53 of a specific one of the sheets 51 b , 51 c 51 d and 51 e to connect to the inter-layer circuit.
- a connecting portion is left unfired since it is formed of a low temperature electrode material such as Ag, Cu and alloys thereof. The connecting portion may be melted and integrated in a following firing process.
- the ferroelectric layers 56 a and 56 b of the capacitor layers 55 a and 55 b which are formed of a pre-fired ceramic, are interposed between layers in the deposition 51 and serve to prevent the deposition 51 from shrinking in a planar direction.
- Such a shrinkage prevention effect is increased with increase in the number of the capacitor layers 55 a and 55 b . Therefore, compared with the embodiment shown in FIG. 3 , there is little need for forming an additional confinement layer. Nonetheless, the additional confinement layer may be formed on at least one surface of the deposition to effectively prevent the deposition from contracting in a planar direction and experiencing deformation.
- the confinement layer may be formed of a mixture of a high temperature fired ceramic powder such as Al 2 O 3 and glass.
- the LTCC deposition 51 is fired to produce an embedded LTCC substrate 50 as shown in FIG. 5D .
- the via holes 53 a and the low dielectric area 54 may be fired together in this process.
- the LTCC deposition 51 is effectively restrained from contracting in a planar direction due to the capacitor layers 55 a and 55 b , thereby prevented from cracks and deformation.
- the LTCC deposition 51 is significantly reduced in its thickness from t 1 to t 2 .
- a plurality of the capacitor layers may be arranged to overlap with one another.
- the capacitor layers may be disposed at different locations such as a top and a bottom.
- the capacitor layers themselves serve to restrain the LTCC deposition from contracting in a planar direction, similarly to the function of the confinement layer. Therefore to assure more economic and effective anti-contraction effects, the capacitor layer may be provided on one of the top surface and bottom surface of the LTCC deposition.
- FIG. 6 is a cross-sectional view illustrating a method of manufacturing a capacitor-embedded LTCC substrate using a binder layer.
- confinement layers 64 a and 64 b may be compressed onto top and bottom surfaces of the deposition 61 , respectively.
- binder layers 69 a and 69 b may be disposed on top and bottom surfaces of a pre-fired ferroelectric layer 66 , interposing a capacitor layer 65 having first and second electrodes 67 and 68 formed thereon and adjacent low temperature fired ceramic sheets 61 b and 61 c . These binder layers 69 a and 69 b ensure higher bonding strength.
- the deposition 61 may be formed as shown in the deposition formation process of FIG. 5C , without employing the binder layers 69 and 69 b , but requires sufficient pressure to be applied. However, excessive pressure may cause cracks or damage, or misalign the capacitor layer 65 , resulting in defective connection.
- a material for the binder layers 69 a and 69 b may be a thermoplastic polymer such as Polyvinyl Butyral (PVB) and acrylic polymer.
- PVB Polyvinyl Butyral
- acrylic polymer acrylic polymer
- thermoplastic polymer material for the binder layers 69 a and 69 b is diffused to a surface of an adjacent layer in a degreasing process, decomposed and thinned, and then completely eliminated during firing. This allows the pre-fired capacitor layer 65 to be chemically bonded to an interface of the adjacent low temperature co-fired ceramic layers 61 b and 61 c without hampering circuit connection of electrodes and conductive via holes.
- the invention is commercially viable to effectively embed various types of high-power capacitors on an LTCC substrate.
- the capacitors embedded in the LTCC substrate noticeably reduces surface mount technology (SMT) processes in the LTCC substrate, and resultantly diminishes defects that may occur during an SMT mounting process.
- SMT surface mount technology
- a low-temperature co-fired electrode material such as Ag and Cu in place of a typical solder material is employed to preclude a need for plating and increase bonding strength with an inter-layer circuit of a low temperature co-fired ceramic.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Fixed Capacitors And Capacitor Manufacturing Machines (AREA)
- Ceramic Capacitors (AREA)
Abstract
A method of manufacturing a capacitor-embedded low temperature co-fired ceramic substrate. A capacitor part is manufactured by firing a deposition including at least one high dielectric ceramic sheet to form a capacitor part. A plurality of low temperature co-fired green sheets are provided. Each of the low temperature co-fired green sheet has at least one of a conductive pattern and a conductive via hole thereon. A low temperature co-fired ceramic deposition is formed by depositing the low temperature co-fired green sheets to embed the capacitor part in the low temperature co-fired ceramic deposition. The embedded capacitor part is connected either to the conductive pattern or the conductive via hole of an adjacent green sheet. Then the low temperature co-fired ceramic deposition having the capacitor part embedded therein is fired.
Description
- This application claims the priority of Korean Patent Application No. 2006-60706 filed on Jun. 30, 2006, in the Korean Intellectual Property Office, the disclosure of which is incorporated herein by reference.
- 1. Field of the Invention
- The present invention relates to a method of manufacturing a low temperature co-fired ceramic (LTCC) substrate, and more particularly, to a method of manufacturing a capacitor-embedded LTCC substrate, capable of being employed as a package substrate for modules of electronic products.
- 2. Description of the Related Art
- Recently, a more compact and higher frequency trend of various electronic products has increased a call for smaller size, lighter weight and multi-functionality of the parts embedded therein. Meanwhile, electronic products are required to possess a high-power capacitor for decoupling to protect themselves from noises caused by division of electric power among each functional module. This increases the number of conventional surface-mounted capacitors, thereby increasing the size or height of a substrate or module.
-
FIG. 1 is a cross-sectional view illustrating a high frequency module structure employing a conventional LTCC substrate which has drawn attention due to low-loss high-frequency characteristics. - Referring to
FIG. 1 , ahigh frequency module 10 includes anLTCC substrate 11 formed of a plurality ofLTCC layers 11 a to 11 e, and a passive device such as anIC chip 16 and acapacitor 15 mounted on thesubstrate 11. TheLTCC layers 11 a to 11 e each are provided with aconductive pattern 12 and a conductive viahole 13 to serve as a desired circuit. - As described above, the
capacitor 15 needs to be bigger-sized in line with the recent trend of products, thereby rendering it hard to reduce the size of the module itself. - To overcome this problem, studies have been vigorously conducted to develop a method of embedding a passive device such as a capacitor in a substrate such as a printed circuit board (PCB). However, in the LTCC substrate shown in
FIG. 1 , a high dielectric material for a high-power capacitor has a firing shrinkage rate considerably different from a low-temperature co-fired ceramic. This poses a practical difficulty to the manufacture of the capacitor-embedded LTCC substrate. - Of course, in some of surface mount device (SMD) components, sheets with a low dielectric constant and sheets with an intermediate dielectric constant of typically up to 100 are co-fired to manufacture small parts such as a bandpass filter and a balance filter. However, in a relatively big LTCC substrate used in the module, a heterogeneous dielectric material has been rarely adopted. As described above, studies have been carried out only on co-firing of the material with an intermediate dielectric constant and the material with a low dielectric constant.
- As a result, a high-power capacitor having a capacitance of 100 pF to several nF has the SMD components surface-mounted thereon.
- An aspect of the present invention provides a method of manufacturing a low temperature co-fired ceramic (LTCC) substrate having a high-power capacitor formed of a high dielectric ceramic requiring high temperature co-firing, embedded in an LTCC substrate, thereby mechanically stable and suitable for high frequency conditions.
- According to an aspect of the present invention, there is provided a method of manufacturing a capacitor-embedded LTCC substrate, the method including manufacturing a capacitor part by firing a deposition including at least one high dielectric ceramic sheet to form a capacitor part; providing a plurality of low temperature co-fired green sheets each having at least one of a conductive pattern and a conductive via hole thereon; forming an LTCC deposition by depositing the low temperature co-fired green sheets to embed the capacitor part in the LTCC deposition, the embedded capacitor part connected to the one of conductive pattern and conductive via hole of an adjacent one of the green sheets; and firing the LTCC deposition having the capacitor part embedded therein.
- A dielectric constant of a material forming the high dielectric ceramic sheet of the capacitor part may be greater than 1000. However, the LTCC substrate obtained is free from deformation or cracks even though the high dielectric material may contract when fired. Each layer of the LTCC substrate is formed of Al2O3.
- The high dielectric ceramic sheet of the capacitor part may be fired at a temperature of about 1000 to 1400° C., and the LTCC deposition may be fired at a temperature of about 900 to 1100° C.
- The capacitor part may be at least one deposited capacitor block including a plurality of dielectric layers and first and second internal electrodes formed on top and bottom surfaces of the dielectric layers, respectively, and the forming the LTCC deposition includes punching some of the low temperature co-fired green sheets to form at least one cavity inside the LTCC deposition; depositing the low temperature co-fired green sheets; and mounting the deposited capacitor block on the cavity in the depositing process.
- The cavity may have a depth greater than a depth of the deposited capacitor block mounted thereon, considering a contraction degree of the low temperature co-fired green sheets during the firing.
- The forming the LTCC deposition may include compressing a confinement layer onto at least one of a top surface and a bottom surface of the LTCC deposition to prevent contraction of the LTCC deposition, the method further including removing the confinement layer from the LTCC substrate after the firing the LTCC deposition.
- The confinement layer provided to both surfaces of the LTCC deposition more effectively restrains the LTCC deposition from contracting in a planar direction.
- The confinement layer may be formed of a mixture of fired ceramic and glass. Here, during firing, the glass in the confinement layer is absorbed in a low temperature co-firing ceramic to remain as powder. Therefore, the confinement layer may be easily removed.
- The forming the LTCC deposition may include interposing an internal confinement layer between a corresponding one of the green sheets providing an opening of the cavity and the green sheet adjacent above thereto. In this case, considering sufficient effects of preventing contraction and convenience in designing, the internal confinement layer may have a thickness ranging from about 3 to 20 μm. The internal confinement layer may include a fired ceramic layer and glass layers formed on both surfaces of thereof. Here, the glass is absorbed in an adjacent one of the LTCC layers to allow only the ceramic layers to be solidly bonded to an adjacent one thereof.
- The capacitor part may be at least one capacitor layer including a ferroelectric layer having a size approximately identical to a size of the LTCC substrate and the first and second electrodes formed on at least a portion of one of a top surface and a bottom surface of the ferroelectric layer, and the forming the LTCC deposition includes depositing the low temperature co-fired green sheets together with the capacitor layer.
- The forming the LTCC deposition may include compressing a confinement layer onto at least one of a top surface and a bottom surface of the LTCC deposition to prevent contraction of the low temperature co-fired green sheets, the method further including removing the confinement layer from the LTCC substrate after the firing the LTCC deposition. Here, the confinement layer is provided on both surfaces of the LTCC deposition.
- Alternatively, the capacitor layer is disposed adjacent to one of the top surface and bottom surface of the LTCC deposition and the confinement layer is provided on another corresponding one of the top surface and bottom surface of the LTCC deposition. This is because the capacitor layer itself prevents the LTCC deposition from contracting in a planar direction in a similar manner to the confinement layer.
- The capacitor layer may further include a conductive via hole extending through a portion of the ferroelectric layer where the first and second electrodes are not formed, to connect one of the conductive pattern and conductive via hole of the green sheets disposed on a top and a bottom of the capacitor layer, respectively, to each other. The capacitor layer may have a low dielectric area for surrounding the conductive via hole in the dielectric layer, the low dielectric area formed of a material having a dielectric constant lower than other areas of the capacitor layer. This reduces parasitic inductance caused by the via hole. Here, the low dielectric area is formed of a material identical to the LTCC material forming the LTCC substrate.
- The forming the LTCC deposition may include depositing the plurality of low temperature co-fired green sheets to interpose a binder layer between the capacitor layer and an adjacent one of the low temperature co-fired green sheets, thereby increasing binding strength therebetween.
- The binder layer is formed of a thermoplastic polymer material removable during firing of the LTCC deposition. Here, the forming the LTCC deposition may include heat-treating the binder layer interposed between the capacitor layer and the adjacent cold temperature co-fired green sheet at a temperature of 60 to 100° C. to activate the thermoplastic polymer material.
- The above and other aspects, features and other advantages of the present invention will be more clearly understood from the following detailed description taken in conjunction with the accompanying drawings, in which:
-
FIG. 1 is a cross-sectional view illustrating a conventional LTCC substrate module; -
FIG. 2 is a flow chart for explaining a method of manufacturing a capacitor-embedded LTCC substrate according to an exemplary embodiment of the invention; -
FIG. 3 is a cross-sectional view illustrating a method of manufacturing a capacitor-embedded LTCC substrate according to an exemplary embodiment of the invention; -
FIG. 4 is a cross-sectional view illustrating a method of manufacturing a capacitor-embedded LTCC substrate using an internal confinement layer according to an exemplary embodiment of the invention; -
FIG. 5 is a cross-sectional view illustrating a method of manufacturing a capacitor-embedded LTCC substrate according to an exemplary embodiment of the invention; and -
FIG. 6 is a cross-sectional view illustrating a method of manufacturing a capacitor-embedded LTCC using a binder layer according to an exemplary embodiment of the invention. - Exemplary embodiments of the present invention will now be described in detail with reference to the accompanying drawings.
-
FIG. 2 is a flow chart illustrating a method of manufacturing a capacitor-embedded low temperature co-fired ceramic (LTCC) substrate according to an exemplary embodiment of the invention. - As shown in
FIG. 2 , in manufacturing the capacitor-embedded LTCC substrate, a capacitor part is manufactured before a low temperature co-fired ceramic (LTCC) substrate is fired. - First, as shown in 21 a, a capacitor deposition is formed of a plurality of high dielectric ceramic sheets each having first and second electrodes disposed thereon. The capacitor deposition may be variously configured according to a desired capacitor structure. For example, the capacitor deposition may be a deposited capacitor block having a plurality of high dielectric ceramic sheets and first and second internal electrodes disposed on both surfaces of the ceramic sheets, respectively. On the other hand, the capacitor deposition may be a layer capacitor structure having a capacitor area defined by a single high dielectric ceramic sheet and first and second electrodes disposed on one of a top surface and a bottom surface of the ceramic sheet. The capacitor part may be formed of a single capacitor but may be configured as an array capacitor having a plurality of capacitors arranged therein.
- A high dielectric material for this high dielectric ceramic sheet may be a ferroelectric material having a dielectric constant of at least about 1000, particularly, 2000 to 3000. A representative example of the high dielectric material includes BaTiO3.
- Subsequently, according to the present embodiment, before being deposited together with the LTCC sheets, the capacitor deposition is fired at a high temperature to manufacture the capacitor part (
operation 21 b). The high dielectric ceramic sheet adopting a general high dielectric material is fired at a temperature of about 1000 to 1400° C. The capacitor part may be manufactured in a similar manner to a conventional capacitor fabrication method, however without entailing additional plating in forming external terminals. This is because a low temperature co-fired electrode material is employed to solidly connect the external terminals of the capacitor part with one of conductive patterns and conductive via holes of the LTCC sheets in a later process. - Apart from this fabrication of the capacitor, in
operation 23 a, a plurality of LTCC sheets are provided. The LTCC sheets may be formed of various known materials such as a mixture of Al2O3 and glass. Then, inoperation 23 b, the conductive patterns and conductive via holes are formed on the ceramic sheets to serve as a necessary circuit between layers. The conductive patterns may be formed by a known art such as screen printing. The conductive via holes may be formed by punching and then by printing for filling conductive materials. - In
operation 25, the capacitor part manufactured previously and the LTCC sheets provided as above are deposited to form a deposition. In this process, the capacitor part may be deposited or mounted by a proper embedding method according to a structure thereof, which will be described later. Also, in the depositing process, external electrodes of the capacitor part are connected to one of the conductive patterns and conductive via holes of the LTCC sheets, respectively. Here, as described above, a low temperature co-fired electrode paste formed of such as Ag, Cu, and alloys thereof is added to a connecting portion between the external electrodes of the capacitor part and the conductive patterns (conductive via holes), thereby ensuring secure electrical connection therebetween. - Next, in
operation 27, the LTCC deposition is fired at a low temperature to manufacture a capacitor-embedded LTCC substrate. The low temperature firing may be carried out at a temperature of about 900 to 1100° C. In this low temperature co-firing, the capacitor part, which has been already fired, does not experience contraction. Rather, the capacitor part formed of a pre-fired material restrains the LTCC deposition from contracting, notably in a planar direction. - Optionally, the LTCC substrate obtained may have a bonding pad formed thereon by plating an exposed portion of the conductive patterns with an alloy such as Ni/Au or Ni/Sn. This allows semiconductor parts to be mounted on the LTCC substrate.
- As described above, according to the present embodiment, a high dielectric material for the capacitor part may adopt a ferroelectric material having a dielectric constant greater than 1000, but still provides the LTCC substrate free from deformation or cracks despite contraction thereof during the firing.
- The present embodiment is beneficially applicable to various types of capacitors such as a deposited chip capacitor structure or a capacitor layer structure. Also, each embodiment provides an additional advantage.
FIGS. 3 and 5 illustrate exemplary embodiments in which different embedded capacitors are employed, respectively. -
FIGS. 3A to 3D are cross-sectional views for explaining a method of manufacturing an LTCC substrate in which an embedded capacitor is configured as a deposited chip capacitor according to an exemplary embodiment of the invention. - As shown in
FIG. 3A , adeposition 36 including at least one high dielectric ceramic sheet is fired to manufacture acapacitor part 35. - The
capacitor part 35 according to the present embodiment is at least one depositedchip capacitor 35 including a plurality of dielectric layers and first and secondinternal electrodes internal electrodes - Of course, the deposited
chip capacitor 35 is not limited to a structure ofFIG. 3A . The depositedchip capacitor part 35 may be configured as one of an array having a plurality of capacitors arranged and a structure in which the external terminals are formed on top and bottom surfaces by the conductive via holes. In this fashion, thecapacitor part 35 is manufactured primarily by high temperature firing. - Then as shown in
FIG. 3B , a plurality of low-temperaturegreen sheets 31 a to 31 f having at least one ofconductive patterns 32 and conductive viaholes 33 thereon are provided. The low-temperature co-firedgreen sheets 31 a to 31 f may be formed of an appropriate mixture of Al2O3 and glass. - The
conductive patterns 32 and the conductive viaholes 33 are formed on the low-temperature co-firedgreen sheets 31 a to 31 f to serve as a necessary inter-layer circuit. Theconductive patterns 32 and the conductive viaholes 33 are formed of a low temperature co-fired electrode material such as Ag, Cu and alloys thereof. This process can be conducted by a known art such as printing and punching. - Moreover, to secure a space for embedding the deposited
chip capacitor part 35, the low temperature co-firedgreen sheets deposition 36 is punched in a certain area to form windows W1 and W2. - Subsequently, as shown in
FIG. 3C , the plurality of low-temperature firinggreen sheets 31 a to 31 f are deposited to embed the depositedchip capacitor part 35 therein, thereby forming anLTCC deposition 31. - In this process, the deposited
chip capacitor 35 is mounted in a cavity C defined by the windows W1 and W2 previously formed. During this mounting, the external terminals of the depositedchip capacitor 35 are connected to theconductive pattern 32 of thespecific sheet 31 b to connect to the inter-layer circuit. Here, the low temperature firing electrode material (not shown) such as Ag, Cu and alloys thereof may be employed to assure solid bonding between theexternal terminals chip capacitor 35 and theconductive pattern 32. - Preferably, the cavity C is formed to a depth greater than a depth tc of a deposited
capacitor block 35 to occupy a certain extra space g. The cavity C has a dimension measured in adequate consideration of a contraction degree of the low-temperature co-fired green sheets, i.e., a material for the low temperature co-fired ceramic sheets and thickness of the layers. - Furthermore, in this process, confinement layers 34 a and 34 b are compressed onto top and bottom surfaces of the
LTCC deposition 31. Of course, the confinement layers 34 a and 34 b may be provided on a surface of thedeposition 31, but particularly on both surfaces thereof to more effectively prevent theLTCC deposition 31 from contracting in a planar direction and undergoing deformation. The confinement layers 34 a and 34 b may be formed of a mixture of a high temperature sintered ceramic power such as Al2O3 and glass. - Finally, the
LTCC deposition 31 is fired and then the confinement layers 34 a and 34 b and residue thereof are removed from theLTCC substrate 30, thereby producing an embeddedLTCC substrate 30 as shown inFIG. 3D . - This process may be performed at a typical low temperature firing temperature of 900 to 1100° C. In the firing process, the
LTCC deposition 31 is effectively restrained from shrinking in a planar direction, thus free from cracks and deformation. Meanwhile, theLTCC deposition 31 is significantly reduced in its thickness from t1 to t2. Despite this reduction in the thickness of theLTCC deposition 31, the pre-fired depositedchip capacitor 35 maintains approximately uniform thickness tc. Thus, it is structurally robust to provide an extra space to the cavity, as shown inFIG. 3C . - In a case where the confinement layers 34 a and 34 b are formed of a mixture of the pre-fired ceramic power and glass, after the firing, most of the glass is absorbed in adjacent ones of the low temperature co-fired
ceramic substrates - In the present embodiment, a
single capacitor 35 is mounted in a single cavity C. Alternatively, it will be readily understood that a plurality of cavities may be formed to embed a plurality of capacitors therein. -
FIG. 4 is a cross-sectional view illustrating a method of manufacturing a capacitor-embedded LTC substrate employing an internal confinement layer.FIG. 4 is construed to be similar to a structure shown inFIG. 3C even though in this drawing, conductive patterns and via holes formed on green sheets are omitted in regard to formation of an LTCC deposition. - As shown in
FIG. 4 , in forming theLTCC deposition 41, confinement layers 44 a and 44 b are compressed onto top and bottom surfaces of thedeposition 41 and aninternal confinement layer 49 is interposed between a corresponding one of the green sheets providing an opening of the cavity C and thegreen sheet 41 d adjacent above thereto. - The
internal confinement layer 49 can effectively restrain theLTCC deposition 41 from shrinking locally (as indicated with an arrow) in a cavity C for acapacitor 45. - Also, the
internal confinement layer 49 is interposed between layers to constitute thedeposition 41 and thus required to remain structurally a part of the layer structure even after firing. As shown inFIG. 4 , theinternal confinement layer 49 includes a pre-firedceramic layer 49 a and glass layers 49 b formed on both surfaces thereof. Theceramic layer 49 a may be formed of a material identical to apost-fired substrate 41. - In this case, the
glass layer 49 a is absorbed in adjacent ones of the low temperatureco-fired sheets ceramic layer 49 b. Thus, theceramic layer 49 b remains as a part of the LTCC substrate along with an adjacent ceramic layer. Theinternal confinement layer 49 may have a thickness of about at least 3 μm to sufficiently suppress contraction of the LTCC substrate and about at least 20 μm to ensure a thinner substrate. -
FIG. 5 is a cross-sectional view illustrating a method of manufacturing a capacitor-embedded LTCC substrate according to an exemplary embodiment of the invention. - As shown in
FIG. 5A , high-power capacitor layers 55 a and 55 b are formed by firing. Each of the capacitor layers 55 a and 55 b employed in the present embodiment includes aferroelectric layer first electrodes second electrodes capacitor layer - As described above, the capacitor layers are manufactured primarily by high temperature firing. Alternatively, only the high temperature firing may be limited to be applied to the
ferroelectric layers - As in the present embodiment, each of the capacitor layers 55 a and 55 b may further include a conductive via
hole 53 a extending through a portion of theferroelectric layers hole 53 a serves an inter-layer circuit of the LTCC substrate. The conductive viahole 53 a may cause considerable parasitic inductance unlike the via hole extending through the low dielectric LTCC substrate. - To prevent this problem, each of the
ferroelectric layers low dielectric area 54 for surrounding the conductive viaholes 53 a and 53 b. Thelow dielectric area 54 is formed of a material having a lower dielectric constant than other areas of the capacitor layer. Thelow dielectric area 54 may be formed of a material identical to a low temperature co-fired ceramic material forming the LTCC substrate. - Then, as shown in
FIG. 5B , a plurality of low temperature co-firedgreen sheets 51 a to 51 e each having at least one of aconductive pattern 52 and a conductive viahole 53 thereon are provided. Also, the capacitor layers 55 a and 55 b are arranged at a desired position to provide deposition. - The low temperature co-fired
green sheets 51 a to 51 e may be formed of an adequate mixture of Al2O3 and glass. Theconductive patterns 52 and the conductive viaholes 53 are formed on the low temperature co-firedgreen sheets 51 a to 51 e, respectively to serve as a necessary inter-layer circuit. Theconductive patterns 52 and the conductive viaholes 53 are formed of a low temperature firing electrode material such as Ag, Cu and alloys thereof. This process may be conducted by a known art such as printing and punching. - Moreover, as described above, this process may be performed while the
first electrodes second electrodes low dielectric area 54 and the conductive viaholes 53 a satisfy low temperature co-firing conditions, only printing and filling are performed in this process but firing is performed in a later process as shown inFIG. 5D . - Thereafter, as shown in
FIG. 5C , the capacitor layers 55 a and 55 b arranged at a desired location and the low temperature co-firedgreen sheets 51 a to 51 d are compressed to form anLTCC deposition 51. - In this process, the
first electrodes second electrodes conductive patterns 53 of a specific one of thesheets c - According to the present embodiment, the
ferroelectric layers deposition 51 and serve to prevent thedeposition 51 from shrinking in a planar direction. Such a shrinkage prevention effect is increased with increase in the number of the capacitor layers 55 a and 55 b. Therefore, compared with the embodiment shown inFIG. 3 , there is little need for forming an additional confinement layer. Nonetheless, the additional confinement layer may be formed on at least one surface of the deposition to effectively prevent the deposition from contracting in a planar direction and experiencing deformation. Here, the confinement layer may be formed of a mixture of a high temperature fired ceramic powder such as Al2O3 and glass. - Finally, the
LTCC deposition 51 is fired to produce an embeddedLTCC substrate 50 as shown inFIG. 5D . As described above, in a case where thefirst electrodes second electrodes low dielectric area 54 remain unfired, they may be fired together in this process. - In this firing, the
LTCC deposition 51 is effectively restrained from contracting in a planar direction due to the capacitor layers 55 a and 55 b, thereby prevented from cracks and deformation. On the other hand, theLTCC deposition 51 is significantly reduced in its thickness from t1 to t2. - Unlike the present embodiment, a plurality of the capacitor layers may be arranged to overlap with one another. Also, it will be easily understood that the capacitor layers may be disposed at different locations such as a top and a bottom. Moreover, in a case where the capacitor layers are located adjacent to one of a top surface and a bottom surface of the LTCC deposition, the capacitor layers themselves serve to restrain the LTCC deposition from contracting in a planar direction, similarly to the function of the confinement layer. Therefore to assure more economic and effective anti-contraction effects, the capacitor layer may be provided on one of the top surface and bottom surface of the LTCC deposition.
-
FIG. 6 is a cross-sectional view illustrating a method of manufacturing a capacitor-embedded LTCC substrate using a binder layer. - As shown in
FIG. 6 , in forming anLTCC deposition 61, confinement layers 64 a and 64 b may be compressed onto top and bottom surfaces of thedeposition 61, respectively. Also, binder layers 69 a and 69 b may be disposed on top and bottom surfaces of a pre-firedferroelectric layer 66, interposing acapacitor layer 65 having first andsecond electrodes ceramic sheets - The
deposition 61 may be formed as shown in the deposition formation process ofFIG. 5C , without employing the binder layers 69 and 69 b, but requires sufficient pressure to be applied. However, excessive pressure may cause cracks or damage, or misalign thecapacitor layer 65, resulting in defective connection. - Therefore, as shown in
FIG. 6 , to ensure inter-layer bonding with less pressure, it is beneficial to adopt the binder layers 69 a and 69 b. A material for the binder layers 69 a and 69 b may be a thermoplastic polymer such as Polyvinyl Butyral (PVB) and acrylic polymer. In this case, after the deposition is formed at a room temperature, the binder layers 69 a and 69 b are heat-treated at a temperature of about 60 to 100° C. to activate the thermoplastic polymer material at an interface. This accordingly ensures higher bonding strength even under a low pressure. - The thermoplastic polymer material for the binder layers 69 a and 69 b is diffused to a surface of an adjacent layer in a degreasing process, decomposed and thinned, and then completely eliminated during firing. This allows the
pre-fired capacitor layer 65 to be chemically bonded to an interface of the adjacent low temperature co-firedceramic layers - As set forth above, according to exemplary embodiments of the invention, it is commercially viable to effectively embed various types of high-power capacitors on an LTCC substrate. This accordingly produces a superior and high-performing capacitor-embedded LTCC substrate having low-loss high-frequency characteristics. The capacitors embedded in the LTCC substrate noticeably reduces surface mount technology (SMT) processes in the LTCC substrate, and resultantly diminishes defects that may occur during an SMT mounting process.
- In addition, when the high-power capacitors are mounted, a low-temperature co-fired electrode material such as Ag and Cu in place of a typical solder material is employed to preclude a need for plating and increase bonding strength with an inter-layer circuit of a low temperature co-fired ceramic.
- While the present invention has been shown and described in connection with the exemplary embodiments, it will be apparent to those skilled in the art that modifications and variations can be made without departing from the spirit and scope of the invention as defined by the appended claims.
Claims (2)
1-24. (canceled)
25. A capacitor-embedded low temperature co-fired ceramic substrate by a procedure, the procedure comprising:
manufacturing a capacitor part by firing a deposition including at least one high dielectric ceramic sheet to form a capacitor part;
providing a plurality of low temperature co-fired green sheets each having at least one of a conductive pattern and a conductive via hole thereon;
forming a low temperature co-fired ceramic deposition by depositing the low temperature co-fired green sheets to embed the capacitor part in the low temperature co-fired ceramic deposition, the embedded capacitor part connected to the one of conductive pattern and conductive via hole of an adjacent one of the green sheets; and
firing the low temperature co-fired ceramic deposition having the capacitor part embedded therein,
wherein the capacitor part comprises at least one deposited capacitor block including a plurality of dielectric layers and first and second internal electrodes formed on top and bottom surfaces of the dielectric layers, respectively, and
the forming the low temperature co-fired ceramic deposition comprises:
punching some of the low temperature co-fired green sheets to form at least one cavity inside the low temperature co-fired ceramic deposition;
depositing the low temperature co-fired green sheets; and
mounting the deposited capacitor block on the cavity in the depositing process, and
wherein the cavity has a depth greater than a depth of the deposited capacitor block mounted thereon, considering a contraction degree of the low temperature co-fired green sheets during the firing.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/724,239 US20100170708A1 (en) | 2006-06-30 | 2010-03-15 | Method of manufacturing capacitor-embedded low temperature co-fired ceramic substrate |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2006-60706 | 2006-06-30 | ||
KR1020060060706A KR100790694B1 (en) | 2006-06-30 | 2006-06-30 | Method of manufacturing a ltcc board with embedded capacitors |
US11/819,897 US7703198B2 (en) | 2006-06-30 | 2007-06-29 | Method of manufacturing capacitor-embedded low temperature co-fired ceramic substrate |
US12/724,239 US20100170708A1 (en) | 2006-06-30 | 2010-03-15 | Method of manufacturing capacitor-embedded low temperature co-fired ceramic substrate |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/819,897 Division US7703198B2 (en) | 2006-06-30 | 2007-06-29 | Method of manufacturing capacitor-embedded low temperature co-fired ceramic substrate |
Publications (1)
Publication Number | Publication Date |
---|---|
US20100170708A1 true US20100170708A1 (en) | 2010-07-08 |
Family
ID=38875112
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/819,897 Expired - Fee Related US7703198B2 (en) | 2006-06-30 | 2007-06-29 | Method of manufacturing capacitor-embedded low temperature co-fired ceramic substrate |
US12/724,239 Abandoned US20100170708A1 (en) | 2006-06-30 | 2010-03-15 | Method of manufacturing capacitor-embedded low temperature co-fired ceramic substrate |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/819,897 Expired - Fee Related US7703198B2 (en) | 2006-06-30 | 2007-06-29 | Method of manufacturing capacitor-embedded low temperature co-fired ceramic substrate |
Country Status (3)
Country | Link |
---|---|
US (2) | US7703198B2 (en) |
JP (2) | JP2008016848A (en) |
KR (1) | KR100790694B1 (en) |
Families Citing this family (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100790694B1 (en) * | 2006-06-30 | 2008-01-02 | 삼성전기주식회사 | Method of manufacturing a ltcc board with embedded capacitors |
WO2009034834A1 (en) * | 2007-09-10 | 2009-03-19 | Murata Manufacturing Co., Ltd. | Ceramic multilayer substrate and method for producing the same |
KR20090050664A (en) * | 2007-11-16 | 2009-05-20 | 삼성전기주식회사 | Manufactuirng method of multi-layer ceramic condenser |
KR101072125B1 (en) * | 2008-04-28 | 2011-10-10 | 엘지이노텍 주식회사 | Multi-layer board |
KR101004840B1 (en) | 2008-09-05 | 2010-12-28 | 삼성전기주식회사 | Manufacturing method of multi-layer ceramic substrate having cavity |
US8618674B2 (en) * | 2008-09-25 | 2013-12-31 | Infineon Technologies Ag | Semiconductor device including a sintered insulation material |
TWI382724B (en) * | 2008-11-11 | 2013-01-11 | Chunghwa Telecom Co Ltd | Automated supply system and method |
KR101079381B1 (en) * | 2009-09-11 | 2011-11-02 | 삼성전기주식회사 | Fabricating method of ceramic substrate and ceramic substrate using the same |
EP2519089B1 (en) | 2009-12-24 | 2017-09-13 | Murata Manufacturing Co., Ltd. | Circuit module |
KR101133327B1 (en) * | 2010-04-09 | 2012-04-05 | 삼성전기주식회사 | Method for manufacturing multi-layer ceramic capacitor |
DE102011109338B3 (en) * | 2011-08-03 | 2013-01-31 | Dietrich Reichwein | Device for storing electromagnetic energy |
KR101598271B1 (en) * | 2013-07-26 | 2016-02-26 | 삼성전기주식회사 | Board for probe card, manufacturing method of the same and probe card |
KR101525676B1 (en) * | 2013-09-24 | 2015-06-03 | 삼성전기주식회사 | Embedded multilayer ceramic electronic component, manufacturing method thereof and print circuit board having embedded multilayer ceramic electronic component |
US9312231B2 (en) * | 2013-10-31 | 2016-04-12 | Freescale Semiconductor, Inc. | Method and apparatus for high temperature semiconductor device packages and structures using a low temperature process |
KR102078015B1 (en) * | 2013-11-07 | 2020-04-07 | 삼성전기주식회사 | Low temperature co-fired ceramic substrate with embedded capacitors |
KR101712928B1 (en) * | 2014-11-12 | 2017-03-09 | 삼성전자주식회사 | Semiconductor Package |
EP3718987B1 (en) | 2016-02-05 | 2022-09-14 | Japan Fine Ceramics Center | Production method of a ceramic compact |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020026978A1 (en) * | 2000-09-07 | 2002-03-07 | Murata Manufacturing Co., Ltd. | Multilayer ceramic substrate and manufacturing method therefor |
US6470545B1 (en) * | 1999-09-15 | 2002-10-29 | National Semiconductor Corporation | Method of making an embedded green multi-layer ceramic chip capacitor in a low-temperature co-fired ceramic (LTCC) substrate |
US20070184251A1 (en) * | 2004-10-29 | 2007-08-09 | Murata Manufacturing Co., Ltd. | Ceramic multilayer substrate and method for manufacturing the same |
US7703198B2 (en) * | 2006-06-30 | 2010-04-27 | Samsung Electro-Mechanics Co., Ltd. | Method of manufacturing capacitor-embedded low temperature co-fired ceramic substrate |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0529771A (en) * | 1991-07-23 | 1993-02-05 | Fujitsu Ltd | Ceramic circuit substrate and its manufacture |
US5661882A (en) * | 1995-06-30 | 1997-09-02 | Ferro Corporation | Method of integrating electronic components into electronic circuit structures made using LTCC tape |
JPH0992978A (en) * | 1995-09-21 | 1997-04-04 | Sumitomo Metal Mining Co Ltd | Glass ceramic board with built-in capacitor |
JP3127797B2 (en) * | 1995-09-21 | 2001-01-29 | 住友金属鉱山株式会社 | Glass ceramic substrate with built-in capacitor |
JPH1065341A (en) | 1996-08-12 | 1998-03-06 | Sumitomo Kinzoku Electro Device:Kk | Manufacturing method of multilayer ceramic board |
US6241838B1 (en) * | 1997-09-08 | 2001-06-05 | Murata Manufacturing Co., Ltd. | Method of producing a multi-layer ceramic substrate |
US6228196B1 (en) * | 1998-06-05 | 2001-05-08 | Murata Manufacturing Co., Ltd. | Method of producing a multi-layer ceramic substrate |
KR100289959B1 (en) | 1998-12-30 | 2001-06-01 | 김덕중 | Manufacturing method of embedded capacitor of low temperature simultaneous firing ceramic |
US6252761B1 (en) * | 1999-09-15 | 2001-06-26 | National Semiconductor Corporation | Embedded multi-layer ceramic capacitor in a low-temperature con-fired ceramic (LTCC) substrate |
US6446317B1 (en) * | 2000-03-31 | 2002-09-10 | Intel Corporation | Hybrid capacitor and method of fabrication therefor |
JP2003332741A (en) * | 2002-05-14 | 2003-11-21 | Murata Mfg Co Ltd | Method of manufacturing ceramic multilayer substrate |
TWI226101B (en) * | 2003-06-19 | 2005-01-01 | Advanced Semiconductor Eng | Build-up manufacturing process of IC substrate with embedded parallel capacitor |
KR100566052B1 (en) * | 2003-12-26 | 2006-03-30 | 전자부품연구원 | Built-in capacitor using dissimilar dielectrics and method of manufacturing the same |
KR100867038B1 (en) * | 2005-03-02 | 2008-11-04 | 삼성전기주식회사 | Printed circuit board with embedded capacitors, and manufacturing process thereof |
-
2006
- 2006-06-30 KR KR1020060060706A patent/KR100790694B1/en not_active IP Right Cessation
-
2007
- 2007-06-29 JP JP2007172599A patent/JP2008016848A/en active Pending
- 2007-06-29 US US11/819,897 patent/US7703198B2/en not_active Expired - Fee Related
-
2009
- 2009-10-19 JP JP2009240721A patent/JP2010016410A/en active Pending
-
2010
- 2010-03-15 US US12/724,239 patent/US20100170708A1/en not_active Abandoned
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6470545B1 (en) * | 1999-09-15 | 2002-10-29 | National Semiconductor Corporation | Method of making an embedded green multi-layer ceramic chip capacitor in a low-temperature co-fired ceramic (LTCC) substrate |
US20020026978A1 (en) * | 2000-09-07 | 2002-03-07 | Murata Manufacturing Co., Ltd. | Multilayer ceramic substrate and manufacturing method therefor |
US20070184251A1 (en) * | 2004-10-29 | 2007-08-09 | Murata Manufacturing Co., Ltd. | Ceramic multilayer substrate and method for manufacturing the same |
US7703198B2 (en) * | 2006-06-30 | 2010-04-27 | Samsung Electro-Mechanics Co., Ltd. | Method of manufacturing capacitor-embedded low temperature co-fired ceramic substrate |
Also Published As
Publication number | Publication date |
---|---|
US7703198B2 (en) | 2010-04-27 |
KR100790694B1 (en) | 2008-01-02 |
US20080000061A1 (en) | 2008-01-03 |
JP2008016848A (en) | 2008-01-24 |
JP2010016410A (en) | 2010-01-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7703198B2 (en) | Method of manufacturing capacitor-embedded low temperature co-fired ceramic substrate | |
US7745734B2 (en) | Ceramic multilayer substrate | |
JP4310468B2 (en) | Ceramic multilayer substrate and manufacturing method thereof | |
US20080223606A1 (en) | Ceramic Substrate and Method for Manufacturing the Same | |
US20110149470A1 (en) | Multilayer ceramic capacitor and manufacturing method thereof | |
CN1765162A (en) | Ceramic multilayer substrate | |
JP3928665B2 (en) | Chip-type electronic component built-in multilayer substrate and method for manufacturing the same | |
US20150179340A1 (en) | Multilayer ceramic capacitor and method of fabricating the same | |
CN104589738A (en) | Multilayer ceramic substrate and method for producing the same | |
KR101751058B1 (en) | The multilayer ceramic capacitor and a fabricating method thereof | |
KR100462499B1 (en) | Multilayer ceramic substrate and method for manufacturing the same, non-sintered ceramic laminate and electronic device | |
JP2005209881A (en) | Ceramic laminated substrate and high frequency electronic component | |
JP4329762B2 (en) | Chip type electronic component built-in multilayer board | |
KR101175412B1 (en) | Method for the production of laminated ceramic electronic parts | |
JP2007048844A (en) | Ceramic electronic component and manufacturing method thereof | |
JP4765330B2 (en) | MULTILAYER WIRING BOARD HAVING MULTILAYER ELECTRONIC COMPONENT AND METHOD FOR PRODUCING MULTILAYER WIRING BOARD | |
JP2007049099A (en) | Ceramic electronic component and its manufacturing method | |
US20090230596A1 (en) | Method of manufacturing multi-layered ceramic substrate | |
JP4565381B2 (en) | Laminated board | |
KR100956212B1 (en) | Manufacturing method of multi-layer substrate | |
JP4089356B2 (en) | Manufacturing method of multilayer ceramic substrate | |
KR100887112B1 (en) | Method of manufacturing the non-shrinkage ceramic substrate and multilayer ceramin substrate manufactured by the same | |
JP2006114543A (en) | Surface-mounted electronic component | |
JP2006135195A (en) | Process for producing ceramic multilayer substrate, and ceramic green sheet for use in that production process | |
JP2006181738A (en) | Ceramic laminate |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |