US20090298268A1 - Method of fabricating poly-crystalline silicon thin film and method of fabricating transistor using the same - Google Patents

Method of fabricating poly-crystalline silicon thin film and method of fabricating transistor using the same Download PDF

Info

Publication number
US20090298268A1
US20090298268A1 US12/457,586 US45758609A US2009298268A1 US 20090298268 A1 US20090298268 A1 US 20090298268A1 US 45758609 A US45758609 A US 45758609A US 2009298268 A1 US2009298268 A1 US 2009298268A1
Authority
US
United States
Prior art keywords
poly
thin film
fabricating
cvd
icp
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US12/457,586
Inventor
Jang-yeon Kwon
Min-Koo Han
Se-young Cho
Kyung-bae Park
Do-Young Kim
Min-cheol Lee
Sang-myeon Han
Takashi Noguchi
Young-soo Park
Ji-sim Jung
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to US12/457,586 priority Critical patent/US20090298268A1/en
Publication of US20090298268A1 publication Critical patent/US20090298268A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
    • H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
    • H01L21/02274—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition in the presence of a plasma [PECVD]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
    • H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
    • H01L21/02345—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to radiation, e.g. visible light
    • H01L21/02354—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to radiation, e.g. visible light using a coherent radiation, e.g. a laser
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02367—Substrates
    • H01L21/0237—Materials
    • H01L21/02422—Non-crystalline insulating materials, e.g. glass, polymers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02524—Group 14 semiconducting materials
    • H01L21/02532—Silicon, silicon germanium, germanium
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02587—Structure
    • H01L21/0259—Microstructure
    • H01L21/02595—Microstructure polycrystalline
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02612—Formation types
    • H01L21/02617—Deposition types
    • H01L21/0262—Reduction or decomposition of gaseous compounds, e.g. CVD
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02656—Special treatments
    • H01L21/02664—Aftertreatments
    • H01L21/02667—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth
    • H01L21/02675—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth using laser beams
    • H01L21/02686—Pulsed laser beam
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/314—Inorganic layers
    • H01L21/316—Inorganic layers composed of oxides or glassy oxides or oxide based glass
    • H01L21/31604—Deposition from a gas or vapour
    • H01L21/31608—Deposition of SiO2
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/4908—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET for thin film semiconductor, e.g. gate of TFT
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66742—Thin film unipolar transistors
    • H01L29/6675—Amorphous silicon or polysilicon transistors
    • H01L29/66757—Lateral single gate single channel transistors with non-inverted structure, i.e. the channel layer is formed before the gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78651—Silicon transistors
    • H01L29/7866—Non-monocrystalline silicon transistors
    • H01L29/78672—Polycrystalline or microcrystalline silicon transistor
    • H01L29/78675—Polycrystalline or microcrystalline silicon transistor with normal-type structure, e.g. with top gate

Definitions

  • the present invention relates to a method of fabricating poly-Si thin film and a method of fabricating a transistor using the same, and more particularly, to a method of fabricating a poly-Si thin film having high mobility and a method of fabricating a transistor using the same.
  • Poly-crystalline silicon is applied to a variety of electronic devices such as flat panel displays and solar cells because it has greater mobility than amorphous silicon (a-Si).
  • poly-Si electronic devices are formed on a substrate of a heat resistant material, such as glass.
  • a method of fabricating a poly-Si electronic device on a plastic substrate has been recently developed.
  • a low temperature layer forming process in which a poly-Si electronic device is formed at a low temperature.
  • Such a low temperature process is required in order to prevent thermal shock to a substrate and to suppress process defects that occur at a high temperature in the fabrication process.
  • a poly-Si thin film transistor can be formed on a plastic substrate.
  • TFT thin film transistor
  • a poly-Si TFT must be fabricated at a low temperature because a plastic substrate is heat intolerant.
  • a method of depositing a material at a temperature of about 400° C. cannot be applied to the plastic substrate, which is thermally deformed at a temperature of 200° C.
  • Methods proposed by Y. J Tung et. al and S. D. Theiss et. al cannot obtain a poly-Si thin film having a large grain size when using a process temperature below 200° C. and a silicon dioxide having a flat-band voltage close to 0 V.
  • a conventional poly-Si fabricating method uses chemical vapor deposition (CVD) or plasma enhanced CVD (PECVD).
  • CVD chemical vapor deposition
  • PECVD plasma enhanced CVD
  • a-Si is deposited and then a poly-Si is obtained by annealing the a-Si.
  • CVD chemical vapor deposition
  • PECVD plasma enhanced CVD
  • a conventional method is necessarily accompanied with an annealing process in order to obtain the poly-Si.
  • the present invention provides a method of fabricating a poly-Si thin film and a method of fabricating a TFT using the same, in which a poly-Si having a large grain size can be formed without depending on an annealing.
  • the present invention provides a method of fabricating a poly-Si thin film with high electron mobility and a method of fabricating a TFT using the same. Further, the present invention provides a method of fabricating at a low temperature a poly-Si TFT having a poly-Si layer having a large grain size and a gate insulating layer having a low flat-band voltage.
  • a method of fabricating a poly-Si thin film includes a forming of a silicon thin film on a substrate through ICP-CVD using a diluted He.
  • a method of fabricating a TFT which includes a substrate, a poly-Si active layer formed on the substrate, a gate insulating layer formed on the poly-Si active layer, and a gate formed on the gate insulating layer, wherein the method includes depositing a silicon thin film on the substrate by ICP-CVD using a diluted He.
  • the diluted He may be an He/SiH4 composition and a ratio of He to SiH4 may be in a range from 6 to 12, preferably 1 ⁇ ,′′ that is, 20:2.
  • a deposition ratio of silicon by the ICP-CVD may be 2.8 A/sec.
  • the poly-Si can be annealed using ELA, thereby increasing Si grain size.
  • the ELA is performed while increasing energy by predetermined steps.
  • ICP-CVD is used to form the gate insulating layer, and an annealing can be performed on the gate insulating layer.
  • ELA is used to anneal the gate insulating layer.
  • FIG. 1 is a graph illustrating a Raman spectrum of a silicon film according to an embodiment of the present invention
  • FIG. 2 is an FT-IR spectrum of a silicon thin film grown at a low temperature of 150° C. using ICP-CVD;
  • FIG. 3 is a SEM photograph illustrating a poly-Si thin film annealed using ELA according to an embodiment of the present invention
  • FIG. 4 illustrates a section of a poly-Si thin film recrystallized by ELA
  • FIG. 5 is a graph illustrating a breakdown field of a gate insulating layer when RF power is 200 W, 400 W and 600 W;
  • FIG. 6 is a graph illustrating C-V characteristic (measured with an LCR meter at 1 MHz) of an Si02 thin film formed by ICP-CVD;
  • FIG. 7 is a graph illustrating C-V characteristic (measured with an LCR meter at 1 MHz) of two Si02 thin films
  • FIG. 8 is a graph illustrating C-V characteristic of an Si02 thin film before ELA and after ELA;
  • FIG. 9 is a flowchart illustrating a method of fabricating a TFT according to an embodiment of the present invention.
  • FIG. 10 is a graph illustrating electrical characteristics of a poly-Si TFT according to an embodiment of the present invention.
  • FIG. 11 is a graph illustrating a drain current with respect to a drain bias when a gate-source voltage (VAS) of a TFT according to an embodiment of the present invention is 1 V, 3 V and 5V.
  • VAS gate-source voltage
  • ICP-CVD inductively coupled plasma chemical vapor deposition
  • remote plasma which can reduce ion damage in a film-growth zone.
  • An active layer of a poly-Si TFT is formed by the ICP-CVD.
  • He/SiH4 gas diluted with He can be used.
  • a substrate temperature of 150° C. and a pressure of 22 mTorr are maintained.
  • a ratio of He to SiH4 is 10, that is, 20:2 [sccm], and a deposition ratio is 2.8 A/sec.
  • FIG. 1 is a graph illustrating a Raman spectrum of a deposited silicon film. Referring to FIG. 1 , it can be seen that the silicon film has a crystal structure, as indicated by a dominant peak of 520 cm ⁇ 1 . An amorphous/intermediate phase is observed in the deposited silicon film. About 60% crystal volume fraction and crystal component are obtained. The successful formation of the poly-Si film may be due to a reduction of ion bombardment in a film-growth zone, in which strong ions can obstruct crystal growth.
  • the concentration of hydrogen in the silicon thin film can reach 10-12%.
  • an explosive effusion phenomenon of hydrogen occurs during excimer laser annealing (ELA). Therefore, it is necessary to reduce the hydrogen concentration.
  • the hydrogen concentration of the silicon film formed using the hydrogen dilution is calculated using FT-IR.
  • Most of the hydrogen is in the form of dihydrides, that is, Si-H2 (2090 cm ⁇ 1 ), and some of the hydrogen is in the form of a monohydride, that is, Si-H.
  • the total hydrogen concentration is merely 4%.
  • Such a reduction of the hydrogen concentration is caused by an inert gas, He, which reduces an energy barrier of a surface reaction.
  • the present embodiment involves the use of ELA instead of a furnace.
  • excimer laser irradiation increases stepwise from a low energy density (100 mJ/cm 2 ) to a high energy density (200 mJ/cm 2 ).
  • An energy density increment is 10 mJ/cm 2 and thus the energy density can increase 10 steps from 100 mJ/cm 2 .
  • FIG. 3 is a SEM photograph of an 800 A-thick poly-Si thin film with large grains produced by the above-described ELA.
  • the poly-Si obtained by the ICP-CVD is recrystallized with a larger grain size by the ELA.
  • FIG. 4 illustrates a section of the poly-Si thin film recrystallized by the ELA. It can be observed in FIG. 4 that the poly-Si is sufficiently recrystallized and a grain boundary formed by the ELA is clear.
  • Processes described below are performed before the above two processes and are related to a method of fabricating a TFT, which is widely used as a dynamic switching device.
  • an Si02 thin film is formed on the poly-Si as a gate insulating layer by ICP-CVD using He gas, N20 gas and SiH4 gas.
  • a substrate temperature is maintained at 150° C. and a process pressure is set to 30 mTorr.
  • a contents ratio of He:N20:SIH4 is 100:20:5 [sccm].
  • FIG. 5 is a graph illustrating a breakdown field of the gate insulating layer when RF power is 200 W, 400 W and 600 W. Referring to FIG. 5 , when the RF power is 400 W, a breakdown field is 6.2 MV/cm. Also, it can be seen that the breakdown field advantageously increases as the RF power increases.
  • FIG. 6 is a graph illustrating C-V characteristic of the Si02 thin film formed by ICP-CVD. The C-V characteristics were measured with an LCR meter at 1 MHz.
  • FIG. 6 illustrates the characteristics of gate insulating layers deposited with RF powers of 400 W, 450 W and 500 W under a process pressure of 25 mTorr, and with a contents ratio of He:N20:SiH4 is 100:20:5 [sccm].
  • FIG. 6 a flat-band voltage is below ⁇ 5 V due to charges existing in the Si02 thin film and its surface. As the RF power is increased, the flat-band voltage is shifted in a negative direction. The charges that exist in the interface and the Si0 2 thin film are reduced as the RF power is reduced. An effective density of an interface trap is on the order of lo ⁇ /cm 2 .
  • FIG. 7 is a graph illustrating C-V characteristic (measured with an LCR meter at 1 MHz) of two Si0 2 thin films.
  • a second Si02 thin film is annealed on a hot plate at a temperature of 200° C. and 400° C. Referring to FIG. 7 , as the annealing temperature is increased, the flat-band voltage and the C-V characteristic are improved. Also, an interface trap density is remarkably improved. In other words, the annealing of the Si02 thin film used as the gate insulating layer is required in order to obtain an excellent poly-Si TFT.
  • the temperature of the annealing must be properly adjusted in order to prevent the substrate from being deformed due to the heat generated during the annealing of the Si0 2 thin film.
  • the Si02 thin film is deposited on a silicon wafer under the above-described conditions using ICP-CVD, and then the ELA is performed. Consequently, a Si02 thin film having excellent C-V characteristic is obtained, as indicated by FIG. 8 .
  • FIG. 8 is a graph illustrating the C-V characteristic of the Si02 thin film before ELA and after ELA.
  • ELA 20 shots of the laser were irradiated with an energy density of 430 mJ/cm 2 .
  • the flat-band voltage shifted by +1.4 V. Therefore, the charges existing in the interface or the Si02 thin film were reduced.
  • a poly-Si film and a Si02 film are fabricated at a low temperature of 150° C.
  • a TFT having excellent characteristics can be obtained on a heat tolerant substrate, for example a plastic substrate.
  • the plastic can be used as the TFT substrate.
  • Si is deposited on the substrate, which may be a glass substrate or plastic substrate (operation 10 ).
  • ICP-CVD is performed under the conditions described above in Deposition of Silicon Thin Film, thereby forming the poly-Si silicon on the substrate.
  • One technical feature of the present invention is the direct attainment of the poly-Si through the deposition without any annealing.
  • a source/drain impurity is implanted in the poly-Si to form an active layer (operation 11 ), and then, step-by-step ELA is performed under the conditions described above in Annealing Using ELA (operation 12 ).
  • the poly-Si is patterned in the form of the active layer (operation 13 ).
  • the patterning is performed by dry etching, such as a reactive ion etching (RIE).
  • RIE reactive ion etching
  • a Si0 2 thin film to be used as a gate insulating layer is formed under the conditions described above in Deposition of Gate Insulating Layer (operation 14 ).
  • the ELA is performed on the Si02 thin film (operation 15 ).
  • the laser is irradiated with an energy density of 120-140 mJ/cm 2 .
  • a metal film such as an Al film is deposited at a temperature of 120° C. (operation 16 ) and then patterned to form the gate (electrode) (operation 17 ).
  • Si02 is deposited on the resultant structure as an intermetal dielectric at a temperature of 150° C. by ICP-CVD (operation 18 ). Then, a contact hole is formed and a metallization is performed, thereby forming the poly-Si TFT (operation 19 ).
  • Table 1 shows sheet resistances of the doped Si thin films annealed under the different ELA conditions.
  • a first row illustrates a case when 10 shots of the excimer laser at 110 mJ/cm 2 were irradiated. In this case, the sheet resistance was 1138 0/sq.
  • a second row illustrates a case when 10 shots of the excimer laser at 120 mJ/cm 2 were irradiated. In this case, the sheet resistance was 830 Q/sq.
  • a third row illustrates a case when the energy density is incrementally increased.
  • the excimer laser is irradiated ten times at an energy density of 110 mJ/cm 2 , five times at 140 mJ/cm 2 , and five times at 160 mJ/cm 2 .
  • the sheet resistance in this case was 224 0/sq.
  • FIGS. 10 and 11 illustrate electrical characteristics of the poly-Si TFT according to an embodiment of the present invention and a prior art poly-Si TFT having a mobility of 100 cm 2 Ns.
  • the electrical characteristics of the TFT according to an embodiment of the present invention are summarized in Table 2 below.
  • the maximum mobility of the TFT according to an embodiment of the present invention is 140 cm 2 Ns, while the conventional mobility is 100 cm 2 Ns. Also, the subthreshold swing is 0.52 V/dec. It is noted that an annealing or post-annealing is not performed on the TFT according to an embodiment of the present invention. According to the analysis of the effect of the laser device on the gate insulating layer, when an excimer laser irradiates light with an energy density of 120-140 mJ/cm 2 , preferably 130 mJ/cm 2 , the electrical characteristics of the TFT are improved, as illustrated in FIG. 10 .
  • the electrical characteristics are degraded, resulting in a large reduction in the drain current. This may result from an occurrence of a defect in the gate insulating layer resulting from the laser irradiation with the excessive energy density.
  • FIG. 11 is a graph illustrating a drain current with respect to a drain bias when a gate-source voltage (VAS) of the TFT according to an embodiment of the present invention is 1 V, 3 V and 5V.
  • VAS gate-source voltage
  • three curves correspond to the gate-source voltages (VAS) of 1 V, 3 V and 5 V from below, respectively.
  • width and length of the gate are 20, u m and 10 g m, respectively.
  • the present invention can be used to produce a ploy-Si instead of a-Si by forming a Si thin film at a low temperature of 150° C. using a He/S1H4 gas through ICP-CVD.
  • a grain size of the poly-Si is large by selectively and additionally performing ELA, thereby improving electrical characteristics.
  • mobility of a TFT fabricated according to an embodiment of the present invention can be higher than 100 cm 2 Ns.
  • the method of fabricating a poly-Si thin film according to the present invention can be applied to a flat panel display, particularly to an AMLCD, an AMOLED, a solar cell, or a semiconductor memory, which uses a plastic substrate.
  • a poly-Si thin film is adapted for use in a TFT, which requires a high mobility and fast response speed and uses a plastic substrate.
  • Such a TFT can be applied to any electronic device, including an AMLCD, an AMOLED, a switching device and an amplifying device.

Abstract

A method of fabricating a poly-Si thin film and a method of fabricating a poly-Si TFT using the same are provided. The poly-Si thin film is formed at a low temperature using ICP-CVD. After the ICP-CVD, ELA is performed while increasing energy by predetermined steps. A poly-Si active layer and a Si02 gate insulating layer are deposited at a temperature of about 150° C. using ICP-CVD. The poly-Si has a large grain size of about 3000 A or more. An interface trap density of the Si02 can be as high as lo∥/cm2. A transistor having good electrical characteristics can be fabricated at a low temperature and thus can be formed on a heat tolerant plastic substrate.

Description

  • This is a divisional of and claims priority under 35 U.S.C. § 120 to, U.S. application Ser. No. 11/003,326, filed Dec. 6, 2004 which claims priority under 35 U.S.C. § 119 to Korean Patent Application No. 2003-88423, filed on Dec. 6, 2003, in the Korean Intellectual Property Office, the disclosure of which is incorporated herein in its entirety by reference.
    • BACKGROUND OF THE INVENTION
  • 1. Field of the Invention
  • The present invention relates to a method of fabricating poly-Si thin film and a method of fabricating a transistor using the same, and more particularly, to a method of fabricating a poly-Si thin film having high mobility and a method of fabricating a transistor using the same.
  • 2. Description of the Related Art
  • Poly-crystalline silicon (poly-Si) is applied to a variety of electronic devices such as flat panel displays and solar cells because it has greater mobility than amorphous silicon (a-Si). Generally, poly-Si electronic devices are formed on a substrate of a heat resistant material, such as glass. A method of fabricating a poly-Si electronic device on a plastic substrate has been recently developed. In order to prevent thermal deformations in the electronic device, it is necessary to use a low temperature layer forming process in which a poly-Si electronic device is formed at a low temperature. Such a low temperature process is required in order to prevent thermal shock to a substrate and to suppress process defects that occur at a high temperature in the fabrication process.
  • The use of a plastic substrate for a flat panel display has been developed because the plastic substrate is lightweight, flexible and firm.
  • A poly-Si thin film transistor (TFT) can be formed on a plastic substrate. However, such a poly-Si TFT must be fabricated at a low temperature because a plastic substrate is heat intolerant.
  • For example, a method of depositing a material at a temperature of about 400° C. cannot be applied to the plastic substrate, which is thermally deformed at a temperature of 200° C. Methods proposed by Y. J Tung et. al and S. D. Theiss et. al cannot obtain a poly-Si thin film having a large grain size when using a process temperature below 200° C. and a silicon dioxide having a flat-band voltage close to 0 V. (Y. J Tung, X. Meng. T. J. King. P. G. Carey, P. M. Smith, S. D. Theiss, R. Weiss, G. A. Davis V. Aebi, Tech, Digest of SID98, pp. 887-890; D. D. Theiss, P. G. Carey, P. M. Smith, P. Wickboldt, T. W. Sigmon, Y. J. Tung, T. J King, IEDM 98, pp. 257-260)
  • A conventional poly-Si fabricating method uses chemical vapor deposition (CVD) or plasma enhanced CVD (PECVD). In such a deposition method, a-Si is deposited and then a poly-Si is obtained by annealing the a-Si. Thus, such a conventional method is necessarily accompanied with an annealing process in order to obtain the poly-Si.
    • SUMMARY OF THE INVENTION
  • The present invention provides a method of fabricating a poly-Si thin film and a method of fabricating a TFT using the same, in which a poly-Si having a large grain size can be formed without depending on an annealing.
  • Also, the present invention provides a method of fabricating a poly-Si thin film with high electron mobility and a method of fabricating a TFT using the same. Further, the present invention provides a method of fabricating at a low temperature a poly-Si TFT having a poly-Si layer having a large grain size and a gate insulating layer having a low flat-band voltage.
  • According to an aspect of the present invention, a method of fabricating a poly-Si thin film includes a forming of a silicon thin film on a substrate through ICP-CVD using a diluted He. In another aspect of the present invention, there is provided a method of fabricating a TFT, which includes a substrate, a poly-Si active layer formed on the substrate, a gate insulating layer formed on the poly-Si active layer, and a gate formed on the gate insulating layer, wherein the method includes depositing a silicon thin film on the substrate by ICP-CVD using a diluted He.
  • The diluted He may be an He/SiH4 composition and a ratio of He to SiH4 may be in a range from 6 to 12, preferably 1˜,″ that is, 20:2. A deposition ratio of silicon by the ICP-CVD may be 2.8 A/sec. The poly-Si can be annealed using ELA, thereby increasing Si grain size. The ELA is performed while increasing energy by predetermined steps. In the method of fabricating the TFT, ICP-CVD is used to form the gate insulating layer, and an annealing can be performed on the gate insulating layer. Also, ELA is used to anneal the gate insulating layer.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • The above and other features and advantages of the present invention will become more apparent by describing in detail exemplary embodiments thereof with reference to the attached drawings in which:
  • FIG. 1 is a graph illustrating a Raman spectrum of a silicon film according to an embodiment of the present invention;
  • FIG. 2 is an FT-IR spectrum of a silicon thin film grown at a low temperature of 150° C. using ICP-CVD;
  • FIG. 3 is a SEM photograph illustrating a poly-Si thin film annealed using ELA according to an embodiment of the present invention;
  • FIG. 4 illustrates a section of a poly-Si thin film recrystallized by ELA;
  • FIG. 5 is a graph illustrating a breakdown field of a gate insulating layer when RF power is 200 W, 400 W and 600 W;
  • FIG. 6 is a graph illustrating C-V characteristic (measured with an LCR meter at 1 MHz) of an Si02 thin film formed by ICP-CVD;
  • FIG. 7 is a graph illustrating C-V characteristic (measured with an LCR meter at 1 MHz) of two Si02 thin films;
  • FIG. 8 is a graph illustrating C-V characteristic of an Si02 thin film before ELA and after ELA;
  • FIG. 9 is a flowchart illustrating a method of fabricating a TFT according to an embodiment of the present invention;
  • FIG. 10 is a graph illustrating electrical characteristics of a poly-Si TFT according to an embodiment of the present invention; and
  • FIG. 11 is a graph illustrating a drain current with respect to a drain bias when a gate-source voltage (VAS) of a TFT according to an embodiment of the present invention is 1 V, 3 V and 5V.
    •  DETAILED DESCRIPTION OF THE INVENTION
  • Hereinafter, a method of fabricating a poly-Si thin film and a method of fabricating a TFT using the same according to the present invention will be described in detail with reference to the accompanying drawings.
    • 1. Deposition of Silicon Thin Film
  • High density plasma generated by inductively coupled plasma chemical vapor deposition (ICP-CVD) has a high deposition ratio. ICP-CVD uses remote plasma, which can reduce ion damage in a film-growth zone.
  • An active layer of a poly-Si TFT is formed by the ICP-CVD. At this time, He/SiH4 gas diluted with He can be used. Also, a substrate temperature of 150° C. and a pressure of 22 mTorr are maintained. A ratio of He to SiH4 is 10, that is, 20:2 [sccm], and a deposition ratio is 2.8 A/sec.
  • FIG. 1 is a graph illustrating a Raman spectrum of a deposited silicon film. Referring to FIG. 1, it can be seen that the silicon film has a crystal structure, as indicated by a dominant peak of 520 cm−1. An amorphous/intermediate phase is observed in the deposited silicon film. About 60% crystal volume fraction and crystal component are obtained. The successful formation of the poly-Si film may be due to a reduction of ion bombardment in a film-growth zone, in which strong ions can obstruct crystal growth.
  • If hydrogen dilution is used when forming the silicon thin film, the concentration of hydrogen in the silicon thin film can reach 10-12%. However, due to high hydrogen concentration, an explosive effusion phenomenon of hydrogen occurs during excimer laser annealing (ELA). Therefore, it is necessary to reduce the hydrogen concentration. Referring to FIG. 2, the hydrogen concentration of the silicon film formed using the hydrogen dilution is calculated using FT-IR. Most of the hydrogen is in the form of dihydrides, that is, Si-H2 (2090 cm−1), and some of the hydrogen is in the form of a monohydride, that is, Si-H. However, the total hydrogen concentration is merely 4%. Such a reduction of the hydrogen concentration is caused by an inert gas, He, which reduces an energy barrier of a surface reaction.
    • 2. Annealing Using ELA
  • The present embodiment involves the use of ELA instead of a furnace. The silicon thin film formed using the ICP-CVD is annealed by an XeCl (X=308 nm) excimer laser. In order to prevent an abrupt effusion of hydrogen, excimer laser irradiation increases stepwise from a low energy density (100 mJ/cm2) to a high energy density (200 mJ/cm2). An energy density increment is 10 mJ/cm2 and thus the energy density can increase 10 steps from 100 mJ/cm2.
  • By increasing the energy density of excimer laser stepwise, dehydrogenation in the silicon thin film is progressed and recrystallization of silicon is progressed at the same time. FIG. 3 is a SEM photograph of an 800 A-thick poly-Si thin film with large grains produced by the above-described ELA. Referring to FIG. 3, the poly-Si obtained by the ICP-CVD is recrystallized with a larger grain size by the ELA. FIG. 4 illustrates a section of the poly-Si thin film recrystallized by the ELA. It can be observed in FIG. 4 that the poly-Si is sufficiently recrystallized and a grain boundary formed by the ELA is clear.
  • The above two processes, that is, the deposition of the silicon thin film using the ICP-CVD and the annealing using the ELA, are associated with methods of fabricating a poly-Si thin film according to an embodiment of the present invention.
  • Processes described below are performed before the above two processes and are related to a method of fabricating a TFT, which is widely used as a dynamic switching device.
    • 3. Deposition of Gate Insulating Layer
  • In order to fabricate a TFT that uses the above-described poly-Si as an active layer, an Si02 thin film is formed on the poly-Si as a gate insulating layer by ICP-CVD using He gas, N20 gas and SiH4 gas. At this time, a substrate temperature is maintained at 150° C. and a process pressure is set to 30 mTorr. A contents ratio of He:N20:SIH4 is 100:20:5 [sccm].
  • FIG. 5 is a graph illustrating a breakdown field of the gate insulating layer when RF power is 200 W, 400 W and 600 W. Referring to FIG. 5, when the RF power is 400 W, a breakdown field is 6.2 MV/cm. Also, it can be seen that the breakdown field advantageously increases as the RF power increases.
  • FIG. 6 is a graph illustrating C-V characteristic of the Si02 thin film formed by ICP-CVD. The C-V characteristics were measured with an LCR meter at 1 MHz. FIG. 6 illustrates the characteristics of gate insulating layers deposited with RF powers of 400 W, 450 W and 500 W under a process pressure of 25 mTorr, and with a contents ratio of He:N20:SiH4 is 100:20:5 [sccm].
  • Referring to FIG. 6, a flat-band voltage is below −5 V due to charges existing in the Si02 thin film and its surface. As the RF power is increased, the flat-band voltage is shifted in a negative direction. The charges that exist in the interface and the Si02 thin film are reduced as the RF power is reduced. An effective density of an interface trap is on the order of lo∥/cm2. FIG. 7 is a graph illustrating C-V characteristic (measured with an LCR meter at 1 MHz) of two Si02 thin films. A first Si02 thin film (initial) is deposited under conditions of 400 W of RF power, a contents ratio of He:N20:SiH4=100:20:5, and a process pressure of 25 mTorr. A second Si02 thin film is annealed on a hot plate at a temperature of 200° C. and 400° C. Referring to FIG. 7, as the annealing temperature is increased, the flat-band voltage and the C-V characteristic are improved. Also, an interface trap density is remarkably improved. In other words, the annealing of the Si02 thin film used as the gate insulating layer is required in order to obtain an excellent poly-Si TFT. However, if the substrate for the TFT is composed of a plastic material, not a glass substrate, the temperature of the annealing must be properly adjusted in order to prevent the substrate from being deformed due to the heat generated during the annealing of the Si02 thin film.
  • Through various attempts to effectively anneal the Si02 thin film and prevent thermal deformation of the plastic substrate, a good result has been obtained by annealing the Si02 thin film using ELA. For convenience, the Si02 thin film is deposited on a silicon wafer under the above-described conditions using ICP-CVD, and then the ELA is performed. Consequently, a Si02 thin film having excellent C-V characteristic is obtained, as indicated by FIG. 8.
  • FIG. 8 is a graph illustrating the C-V characteristic of the Si02 thin film before ELA and after ELA. During the ELA, 20 shots of the laser were irradiated with an energy density of 430 mJ/cm2. As a result, the flat-band voltage shifted by +1.4 V. Therefore, the charges existing in the interface or the Si02 thin film were reduced.
    • 4. Brief Description of Entire Process of Fabricating TFT
  • The above three processes are the most important processes in TFT fabrication. The other processes are performed using conventional methods. These methods will now be briefly described.
  • In the TFT fabrication method according to an embodiment of the present invention, a poly-Si film and a Si02 film are fabricated at a low temperature of 150° C.
  • Therefore, a TFT having excellent characteristics can be obtained on a heat tolerant substrate, for example a plastic substrate. In other words, the plastic can be used as the TFT substrate.
  • Referring to FIG. 9, first, Si is deposited on the substrate, which may be a glass substrate or plastic substrate (operation 10). ICP-CVD is performed under the conditions described above in Deposition of Silicon Thin Film, thereby forming the poly-Si silicon on the substrate. One technical feature of the present invention is the direct attainment of the poly-Si through the deposition without any annealing. After the deposition of the poly-Si, a source/drain impurity is implanted in the poly-Si to form an active layer (operation 11), and then, step-by-step ELA is performed under the conditions described above in Annealing Using ELA (operation 12).
  • Then, the poly-Si is patterned in the form of the active layer (operation 13). The patterning is performed by dry etching, such as a reactive ion etching (RIE). After the active layer is patterned, a Si02 thin film to be used as a gate insulating layer is formed under the conditions described above in Deposition of Gate Insulating Layer (operation 14). During this process, the ELA is performed on the Si02 thin film (operation 15). In the annealing of the Si02 thin film, the laser is irradiated with an energy density of 120-140 mJ/cm2.
  • After the Si02 gate insulating layer is formed, a metal film such as an Al film is deposited at a temperature of 120° C. (operation 16) and then patterned to form the gate (electrode) (operation 17).
  • Then, Si02 is deposited on the resultant structure as an intermetal dielectric at a temperature of 150° C. by ICP-CVD (operation 18). Then, a contact hole is formed and a metallization is performed, thereby forming the poly-Si TFT (operation 19).
  • Table 1 shows sheet resistances of the doped Si thin films annealed under the different ELA conditions. A first row illustrates a case when 10 shots of the excimer laser at 110 mJ/cm2 were irradiated. In this case, the sheet resistance was 1138 0/sq. A second row illustrates a case when 10 shots of the excimer laser at 120 mJ/cm2 were irradiated. In this case, the sheet resistance was 830 Q/sq. A third row illustrates a case when the energy density is incrementally increased. In this case, the excimer laser is irradiated ten times at an energy density of 110 mJ/cm2, five times at 140 mJ/cm2, and five times at 160 mJ/cm2. The sheet resistance in this case was 224 0/sq.
  • TABLE 1
    Laser Energy Density
    (mJ/cm2) Number of Shots Sheet Resistance (S2/sq)
    110 10 1138
    120 10 830
    110 + 140 + 160 10 + 5 + 5 224
  • FIGS. 10 and 11 illustrate electrical characteristics of the poly-Si TFT according to an embodiment of the present invention and a prior art poly-Si TFT having a mobility of 100 cm2 Ns. The electrical characteristics of the TFT according to an embodiment of the present invention are summarized in Table 2 below.
  • TABLE 2
    Typical Value (max.
    TFT Parameters or min. value)
    Ion (VAS = 15 V, Vos = 5 V) [, um] 140 (200)
    Mobility [cm{grave over ( )}Ns] 107 (140)
    Minimum off current [nA] (VDS = 5 V) 0.4 (0.1)
    Subthreshold Swing [V/dec] 0.76 (0.52)
    On/Off current ratio 5 × 10′ (1 × 106)
  • As shown in Table 2, the maximum mobility of the TFT according to an embodiment of the present invention is 140 cm2Ns, while the conventional mobility is 100 cm2Ns. Also, the subthreshold swing is 0.52 V/dec. It is noted that an annealing or post-annealing is not performed on the TFT according to an embodiment of the present invention. According to the analysis of the effect of the laser device on the gate insulating layer, when an excimer laser irradiates light with an energy density of 120-140 mJ/cm2, preferably 130 mJ/cm2, the electrical characteristics of the TFT are improved, as illustrated in FIG. 10. If the energy density is increased to 200 mJ/cm2, the electrical characteristics are degraded, resulting in a large reduction in the drain current. This may result from an occurrence of a defect in the gate insulating layer resulting from the laser irradiation with the excessive energy density.
  • FIG. 11 is a graph illustrating a drain current with respect to a drain bias when a gate-source voltage (VAS) of the TFT according to an embodiment of the present invention is 1 V, 3 V and 5V. In FIG. 11, three curves correspond to the gate-source voltages (VAS) of 1 V, 3 V and 5 V from below, respectively. In this case, width and length of the gate are 20, u m and 10 g m, respectively.
  • As described above, the present invention can be used to produce a ploy-Si instead of a-Si by forming a Si thin film at a low temperature of 150° C. using a He/S1H4 gas through ICP-CVD. A grain size of the poly-Si is large by selectively and additionally performing ELA, thereby improving electrical characteristics. For example, mobility of a TFT fabricated according to an embodiment of the present invention can be higher than 100 cm2Ns.
  • The method of fabricating a poly-Si thin film according to the present invention can be applied to a flat panel display, particularly to an AMLCD, an AMOLED, a solar cell, or a semiconductor memory, which uses a plastic substrate. Such a poly-Si thin film is adapted for use in a TFT, which requires a high mobility and fast response speed and uses a plastic substrate. Such a TFT can be applied to any electronic device, including an AMLCD, an AMOLED, a switching device and an amplifying device.
  • While the present invention has been particularly shown and described with reference to exemplary embodiments thereof, it will be understood by those of ordinary skill in the art that various changes in form and details may be made therein without departing from the spirit and scope of the present invention as defined by the following claims.

Claims (6)

1. A method of fabricating a TFT which comprises a substrate, a poly-Si active layer formed on the substrate, a gate insulating layer formed on the poly-Si active layer, and a gate formed on the gate insulating layer, the method comprising depositing a silicon thin film on the substrate by ICP-CVD using a diluted He.
2. The method of claim 1, wherein the gate insulating layer is formed by ICP-CVD.
3. The method of claim 1, further comprising:
annealing at least one of the silicon thin film and the gate insulating layer using excimer laser annealing (ELA).
4. The method of claim 3, wherein the ELA is performed while increasing energy by predetermined steps.
5. The method of claim 1, wherein the diluted He is an He/SiH4 composition and a ratio of He to SiH4 is in a range from 6 to 12.
6. The method of claim 1, wherein a deposition ratio of silicon by the ICP-CVD is 2.8 A/sec.
US12/457,586 2003-12-06 2009-06-16 Method of fabricating poly-crystalline silicon thin film and method of fabricating transistor using the same Abandoned US20090298268A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US12/457,586 US20090298268A1 (en) 2003-12-06 2009-06-16 Method of fabricating poly-crystalline silicon thin film and method of fabricating transistor using the same

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
KR2003-88423 2003-12-06
KR1020030088423A KR20050054788A (en) 2003-12-06 2003-12-06 Fabrication method of poly-crystalline si thin film and transistor thereby
US11/003,326 US7563659B2 (en) 2003-12-06 2004-12-06 Method of fabricating poly-crystalline silicon thin film and method of fabricating transistor using the same
US12/457,586 US20090298268A1 (en) 2003-12-06 2009-06-16 Method of fabricating poly-crystalline silicon thin film and method of fabricating transistor using the same

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US11/003,326 Division US7563659B2 (en) 2003-12-06 2004-12-06 Method of fabricating poly-crystalline silicon thin film and method of fabricating transistor using the same

Publications (1)

Publication Number Publication Date
US20090298268A1 true US20090298268A1 (en) 2009-12-03

Family

ID=34737861

Family Applications (2)

Application Number Title Priority Date Filing Date
US11/003,326 Expired - Fee Related US7563659B2 (en) 2003-12-06 2004-12-06 Method of fabricating poly-crystalline silicon thin film and method of fabricating transistor using the same
US12/457,586 Abandoned US20090298268A1 (en) 2003-12-06 2009-06-16 Method of fabricating poly-crystalline silicon thin film and method of fabricating transistor using the same

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US11/003,326 Expired - Fee Related US7563659B2 (en) 2003-12-06 2004-12-06 Method of fabricating poly-crystalline silicon thin film and method of fabricating transistor using the same

Country Status (4)

Country Link
US (2) US7563659B2 (en)
JP (1) JP2005175476A (en)
KR (1) KR20050054788A (en)
CN (1) CN100490074C (en)

Families Citing this family (202)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8178221B2 (en) * 2000-07-10 2012-05-15 Amit Goyal {100}<100> or 45°-rotated {100}<100>, semiconductor-based, large-area, flexible, electronic devices
US7723242B2 (en) * 2004-03-15 2010-05-25 Sharp Laboratories Of America, Inc. Enhanced thin-film oxidation process
US20060128147A1 (en) * 2004-12-09 2006-06-15 Honeywell International Inc. Method of fabricating electrically conducting vias in a silicon wafer
ES2359503T3 (en) * 2005-12-28 2011-05-24 Era Endoscopy S.R.L. SELF-PROPULSED ENDOSCOPY DEVICE.
KR100786873B1 (en) 2006-09-26 2007-12-20 삼성에스디아이 주식회사 Measuring method of poly crystalline silicon substrate, fabricating method of organic light emitting display device using the same and organic light emitting display device
TWI364839B (en) * 2006-11-17 2012-05-21 Au Optronics Corp Pixel structure of active matrix organic light emitting display and fabrication method thereof
CA2742128C (en) * 2008-01-28 2016-11-29 Amit Goyal Semiconductor-based large-area flexible electronic devices
KR101507967B1 (en) 2008-09-23 2015-04-03 삼성디스플레이 주식회사 Method for forming amorphous silicon layer and method for fabricating liquid crystal display using the same
US8378715B2 (en) 2009-04-14 2013-02-19 Monolithic 3D Inc. Method to construct systems
US8362800B2 (en) 2010-10-13 2013-01-29 Monolithic 3D Inc. 3D semiconductor device including field repairable logics
US8362482B2 (en) 2009-04-14 2013-01-29 Monolithic 3D Inc. Semiconductor device and structure
US9509313B2 (en) 2009-04-14 2016-11-29 Monolithic 3D Inc. 3D semiconductor device
US8395191B2 (en) 2009-10-12 2013-03-12 Monolithic 3D Inc. Semiconductor device and structure
US8258810B2 (en) 2010-09-30 2012-09-04 Monolithic 3D Inc. 3D semiconductor device
US8058137B1 (en) 2009-04-14 2011-11-15 Monolithic 3D Inc. Method for fabrication of a semiconductor device and structure
US8373439B2 (en) 2009-04-14 2013-02-12 Monolithic 3D Inc. 3D semiconductor device
US9711407B2 (en) 2009-04-14 2017-07-18 Monolithic 3D Inc. Method of manufacturing a three dimensional integrated circuit by transfer of a mono-crystalline layer
US7986042B2 (en) 2009-04-14 2011-07-26 Monolithic 3D Inc. Method for fabrication of a semiconductor device and structure
US8405420B2 (en) 2009-04-14 2013-03-26 Monolithic 3D Inc. System comprising a semiconductor device and structure
US9577642B2 (en) 2009-04-14 2017-02-21 Monolithic 3D Inc. Method to form a 3D semiconductor device
US8669778B1 (en) 2009-04-14 2014-03-11 Monolithic 3D Inc. Method for design and manufacturing of a 3D semiconductor device
US8427200B2 (en) 2009-04-14 2013-04-23 Monolithic 3D Inc. 3D semiconductor device
US8384426B2 (en) 2009-04-14 2013-02-26 Monolithic 3D Inc. Semiconductor device and structure
US8754533B2 (en) 2009-04-14 2014-06-17 Monolithic 3D Inc. Monolithic three-dimensional semiconductor device and structure
US10043781B2 (en) 2009-10-12 2018-08-07 Monolithic 3D Inc. 3D semiconductor device and structure
US11018133B2 (en) 2009-10-12 2021-05-25 Monolithic 3D Inc. 3D integrated circuit
US9099424B1 (en) 2012-08-10 2015-08-04 Monolithic 3D Inc. Semiconductor system, device and structure with heat removal
US10354995B2 (en) 2009-10-12 2019-07-16 Monolithic 3D Inc. Semiconductor memory device and structure
US10157909B2 (en) 2009-10-12 2018-12-18 Monolithic 3D Inc. 3D semiconductor device and structure
US8536023B2 (en) 2010-11-22 2013-09-17 Monolithic 3D Inc. Method of manufacturing a semiconductor device and structure
US8476145B2 (en) 2010-10-13 2013-07-02 Monolithic 3D Inc. Method of fabricating a semiconductor device and structure
US10366970B2 (en) 2009-10-12 2019-07-30 Monolithic 3D Inc. 3D semiconductor device and structure
US8450804B2 (en) 2011-03-06 2013-05-28 Monolithic 3D Inc. Semiconductor device and structure for heat removal
US8581349B1 (en) 2011-05-02 2013-11-12 Monolithic 3D Inc. 3D memory semiconductor device and structure
US8294159B2 (en) 2009-10-12 2012-10-23 Monolithic 3D Inc. Method for fabrication of a semiconductor device and structure
US11374118B2 (en) 2009-10-12 2022-06-28 Monolithic 3D Inc. Method to form a 3D integrated circuit
US10388863B2 (en) 2009-10-12 2019-08-20 Monolithic 3D Inc. 3D memory device and structure
US8742476B1 (en) 2012-11-27 2014-06-03 Monolithic 3D Inc. Semiconductor device and structure
US10910364B2 (en) 2009-10-12 2021-02-02 Monolitaic 3D Inc. 3D semiconductor device
KR101073555B1 (en) 2009-11-23 2011-10-17 삼성모바일디스플레이주식회사 Laser irradiation apparatus, irradiation method thereof and crystalizing method of amorphous silicon film using the same
US8461035B1 (en) 2010-09-30 2013-06-11 Monolithic 3D Inc. Method for fabrication of a semiconductor device and structure
US8298875B1 (en) 2011-03-06 2012-10-30 Monolithic 3D Inc. Method for fabrication of a semiconductor device and structure
US8373230B1 (en) 2010-10-13 2013-02-12 Monolithic 3D Inc. Method for fabrication of a semiconductor device and structure
US8026521B1 (en) 2010-10-11 2011-09-27 Monolithic 3D Inc. Semiconductor device and structure
US9099526B2 (en) 2010-02-16 2015-08-04 Monolithic 3D Inc. Integrated circuit device and structure
US8492886B2 (en) 2010-02-16 2013-07-23 Monolithic 3D Inc 3D integrated circuit with logic
US8541819B1 (en) 2010-12-09 2013-09-24 Monolithic 3D Inc. Semiconductor device and structure
US9953925B2 (en) 2011-06-28 2018-04-24 Monolithic 3D Inc. Semiconductor system and device
US8642416B2 (en) 2010-07-30 2014-02-04 Monolithic 3D Inc. Method of forming three dimensional integrated circuit devices using layer transfer technique
US9219005B2 (en) 2011-06-28 2015-12-22 Monolithic 3D Inc. Semiconductor system and device
US8901613B2 (en) 2011-03-06 2014-12-02 Monolithic 3D Inc. Semiconductor device and structure for heat removal
US10217667B2 (en) 2011-06-28 2019-02-26 Monolithic 3D Inc. 3D semiconductor device, fabrication method and system
US11482440B2 (en) 2010-12-16 2022-10-25 Monolithic 3D Inc. 3D semiconductor device and structure with a built-in test circuit for repairing faulty circuits
US10497713B2 (en) 2010-11-18 2019-12-03 Monolithic 3D Inc. 3D semiconductor memory device and structure
US8163581B1 (en) 2010-10-13 2012-04-24 Monolith IC 3D Semiconductor and optoelectronic devices
US8273610B2 (en) 2010-11-18 2012-09-25 Monolithic 3D Inc. Method of constructing a semiconductor device and structure
US10290682B2 (en) 2010-10-11 2019-05-14 Monolithic 3D Inc. 3D IC semiconductor device and structure with stacked memory
US8114757B1 (en) 2010-10-11 2012-02-14 Monolithic 3D Inc. Semiconductor device and structure
US11469271B2 (en) 2010-10-11 2022-10-11 Monolithic 3D Inc. Method to produce 3D semiconductor devices and structures with memory
US11024673B1 (en) 2010-10-11 2021-06-01 Monolithic 3D Inc. 3D semiconductor device and structure
US11600667B1 (en) 2010-10-11 2023-03-07 Monolithic 3D Inc. Method to produce 3D semiconductor devices and structures with memory
US11315980B1 (en) 2010-10-11 2022-04-26 Monolithic 3D Inc. 3D semiconductor device and structure with transistors
US11257867B1 (en) 2010-10-11 2022-02-22 Monolithic 3D Inc. 3D semiconductor device and structure with oxide bonds
US11227897B2 (en) 2010-10-11 2022-01-18 Monolithic 3D Inc. Method for producing a 3D semiconductor memory device and structure
US11018191B1 (en) 2010-10-11 2021-05-25 Monolithic 3D Inc. 3D semiconductor device and structure
US11158674B2 (en) 2010-10-11 2021-10-26 Monolithic 3D Inc. Method to produce a 3D semiconductor device and structure
US10896931B1 (en) 2010-10-11 2021-01-19 Monolithic 3D Inc. 3D semiconductor device and structure
US11164898B2 (en) 2010-10-13 2021-11-02 Monolithic 3D Inc. Multilevel semiconductor device and structure
US10978501B1 (en) 2010-10-13 2021-04-13 Monolithic 3D Inc. Multilevel semiconductor device and structure with waveguides
US11133344B2 (en) 2010-10-13 2021-09-28 Monolithic 3D Inc. Multilevel semiconductor device and structure with image sensors
US11043523B1 (en) 2010-10-13 2021-06-22 Monolithic 3D Inc. Multilevel semiconductor device and structure with image sensors
US11605663B2 (en) 2010-10-13 2023-03-14 Monolithic 3D Inc. Multilevel semiconductor device and structure with image sensors and wafer bonding
US11404466B2 (en) 2010-10-13 2022-08-02 Monolithic 3D Inc. Multilevel semiconductor device and structure with image sensors
US11063071B1 (en) 2010-10-13 2021-07-13 Monolithic 3D Inc. Multilevel semiconductor device and structure with waveguides
US10833108B2 (en) 2010-10-13 2020-11-10 Monolithic 3D Inc. 3D microdisplay device and structure
US10943934B2 (en) 2010-10-13 2021-03-09 Monolithic 3D Inc. Multilevel semiconductor device and structure
US11855100B2 (en) 2010-10-13 2023-12-26 Monolithic 3D Inc. Multilevel semiconductor device and structure with oxide bonding
US11163112B2 (en) 2010-10-13 2021-11-02 Monolithic 3D Inc. Multilevel semiconductor device and structure with electromagnetic modulators
US11855114B2 (en) 2010-10-13 2023-12-26 Monolithic 3D Inc. Multilevel semiconductor device and structure with image sensors and wafer bonding
US10998374B1 (en) 2010-10-13 2021-05-04 Monolithic 3D Inc. Multilevel semiconductor device and structure
US11869915B2 (en) 2010-10-13 2024-01-09 Monolithic 3D Inc. Multilevel semiconductor device and structure with image sensors and wafer bonding
US11929372B2 (en) 2010-10-13 2024-03-12 Monolithic 3D Inc. Multilevel semiconductor device and structure with image sensors and wafer bonding
US11327227B2 (en) 2010-10-13 2022-05-10 Monolithic 3D Inc. Multilevel semiconductor device and structure with electromagnetic modulators
US11437368B2 (en) 2010-10-13 2022-09-06 Monolithic 3D Inc. Multilevel semiconductor device and structure with oxide bonding
US10679977B2 (en) 2010-10-13 2020-06-09 Monolithic 3D Inc. 3D microdisplay device and structure
US11694922B2 (en) 2010-10-13 2023-07-04 Monolithic 3D Inc. Multilevel semiconductor device and structure with oxide bonding
US8283215B2 (en) * 2010-10-13 2012-10-09 Monolithic 3D Inc. Semiconductor and optoelectronic devices
US8379458B1 (en) 2010-10-13 2013-02-19 Monolithic 3D Inc. Semiconductor device and structure
US9197804B1 (en) 2011-10-14 2015-11-24 Monolithic 3D Inc. Semiconductor and optoelectronic devices
US11107721B2 (en) 2010-11-18 2021-08-31 Monolithic 3D Inc. 3D semiconductor device and structure with NAND logic
US11355380B2 (en) 2010-11-18 2022-06-07 Monolithic 3D Inc. Methods for producing 3D semiconductor memory device and structure utilizing alignment marks
US11508605B2 (en) 2010-11-18 2022-11-22 Monolithic 3D Inc. 3D semiconductor memory device and structure
US11610802B2 (en) 2010-11-18 2023-03-21 Monolithic 3D Inc. Method for producing a 3D semiconductor device and structure with single crystal transistors and metal gate electrodes
US11569117B2 (en) 2010-11-18 2023-01-31 Monolithic 3D Inc. 3D semiconductor device and structure with single-crystal layers
US11211279B2 (en) 2010-11-18 2021-12-28 Monolithic 3D Inc. Method for processing a 3D integrated circuit and structure
US11804396B2 (en) 2010-11-18 2023-10-31 Monolithic 3D Inc. Methods for producing a 3D semiconductor device and structure with memory cells and multiple metal layers
US11862503B2 (en) 2010-11-18 2024-01-02 Monolithic 3D Inc. Method for producing a 3D semiconductor device and structure with memory cells and multiple metal layers
US11901210B2 (en) 2010-11-18 2024-02-13 Monolithic 3D Inc. 3D semiconductor device and structure with memory
US11923230B1 (en) 2010-11-18 2024-03-05 Monolithic 3D Inc. 3D semiconductor device and structure with bonding
US11164770B1 (en) 2010-11-18 2021-11-02 Monolithic 3D Inc. Method for producing a 3D semiconductor memory device and structure
US11094576B1 (en) 2010-11-18 2021-08-17 Monolithic 3D Inc. Methods for producing a 3D semiconductor memory device and structure
US11784082B2 (en) 2010-11-18 2023-10-10 Monolithic 3D Inc. 3D semiconductor device and structure with bonding
US11735462B2 (en) 2010-11-18 2023-08-22 Monolithic 3D Inc. 3D semiconductor device and structure with single-crystal layers
US11004719B1 (en) 2010-11-18 2021-05-11 Monolithic 3D Inc. Methods for producing a 3D semiconductor memory device and structure
US11031275B2 (en) 2010-11-18 2021-06-08 Monolithic 3D Inc. 3D semiconductor device and structure with memory
US11121021B2 (en) 2010-11-18 2021-09-14 Monolithic 3D Inc. 3D semiconductor device and structure
US11615977B2 (en) 2010-11-18 2023-03-28 Monolithic 3D Inc. 3D semiconductor memory device and structure
US11854857B1 (en) 2010-11-18 2023-12-26 Monolithic 3D Inc. Methods for producing a 3D semiconductor device and structure with memory cells and multiple metal layers
US11521888B2 (en) 2010-11-18 2022-12-06 Monolithic 3D Inc. 3D semiconductor device and structure with high-k metal gate transistors
US11482439B2 (en) 2010-11-18 2022-10-25 Monolithic 3D Inc. Methods for producing a 3D semiconductor memory device comprising charge trap junction-less transistors
US11443971B2 (en) 2010-11-18 2022-09-13 Monolithic 3D Inc. 3D semiconductor device and structure with memory
US11355381B2 (en) 2010-11-18 2022-06-07 Monolithic 3D Inc. 3D semiconductor memory device and structure
US11495484B2 (en) 2010-11-18 2022-11-08 Monolithic 3D Inc. 3D semiconductor devices and structures with at least two single-crystal layers
US11482438B2 (en) 2010-11-18 2022-10-25 Monolithic 3D Inc. Methods for producing a 3D semiconductor memory device and structure
US11018042B1 (en) 2010-11-18 2021-05-25 Monolithic 3D Inc. 3D semiconductor memory device and structure
US8975670B2 (en) 2011-03-06 2015-03-10 Monolithic 3D Inc. Semiconductor device and structure for heat removal
US10388568B2 (en) 2011-06-28 2019-08-20 Monolithic 3D Inc. 3D semiconductor device and system
US8687399B2 (en) 2011-10-02 2014-04-01 Monolithic 3D Inc. Semiconductor device and structure
US9029173B2 (en) 2011-10-18 2015-05-12 Monolithic 3D Inc. Method for fabrication of a semiconductor device and structure
US9000557B2 (en) 2012-03-17 2015-04-07 Zvi Or-Bach Semiconductor device and structure
US11410912B2 (en) 2012-04-09 2022-08-09 Monolithic 3D Inc. 3D semiconductor device with vias and isolation layers
US11088050B2 (en) 2012-04-09 2021-08-10 Monolithic 3D Inc. 3D semiconductor device with isolation layers
US10600888B2 (en) 2012-04-09 2020-03-24 Monolithic 3D Inc. 3D semiconductor device
US11881443B2 (en) 2012-04-09 2024-01-23 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers and a connective path
US11164811B2 (en) 2012-04-09 2021-11-02 Monolithic 3D Inc. 3D semiconductor device with isolation layers and oxide-to-oxide bonding
US11694944B1 (en) 2012-04-09 2023-07-04 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers and a connective path
US11594473B2 (en) 2012-04-09 2023-02-28 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers and a connective path
US8557632B1 (en) 2012-04-09 2013-10-15 Monolithic 3D Inc. Method for fabrication of a semiconductor device and structure
US11616004B1 (en) 2012-04-09 2023-03-28 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers and a connective path
US11476181B1 (en) 2012-04-09 2022-10-18 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers
US11735501B1 (en) 2012-04-09 2023-08-22 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers and a connective path
US8574929B1 (en) 2012-11-16 2013-11-05 Monolithic 3D Inc. Method to form a 3D semiconductor device and structure
US8686428B1 (en) 2012-11-16 2014-04-01 Monolithic 3D Inc. Semiconductor device and structure
US11217565B2 (en) 2012-12-22 2022-01-04 Monolithic 3D Inc. Method to form a 3D semiconductor device and structure
US11916045B2 (en) 2012-12-22 2024-02-27 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers
US8674470B1 (en) 2012-12-22 2014-03-18 Monolithic 3D Inc. Semiconductor device and structure
US11018116B2 (en) 2012-12-22 2021-05-25 Monolithic 3D Inc. Method to form a 3D semiconductor device and structure
US11063024B1 (en) 2012-12-22 2021-07-13 Monlithic 3D Inc. Method to form a 3D semiconductor device and structure
US11309292B2 (en) 2012-12-22 2022-04-19 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers
US11967583B2 (en) 2012-12-22 2024-04-23 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers
US11784169B2 (en) 2012-12-22 2023-10-10 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers
US11961827B1 (en) 2012-12-22 2024-04-16 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers
US9871034B1 (en) 2012-12-29 2018-01-16 Monolithic 3D Inc. Semiconductor device and structure
US11087995B1 (en) 2012-12-29 2021-08-10 Monolithic 3D Inc. 3D semiconductor device and structure
US10115663B2 (en) 2012-12-29 2018-10-30 Monolithic 3D Inc. 3D semiconductor device and structure
US10600657B2 (en) 2012-12-29 2020-03-24 Monolithic 3D Inc 3D semiconductor device and structure
US9385058B1 (en) 2012-12-29 2016-07-05 Monolithic 3D Inc. Semiconductor device and structure
US10651054B2 (en) 2012-12-29 2020-05-12 Monolithic 3D Inc. 3D semiconductor device and structure
US11004694B1 (en) 2012-12-29 2021-05-11 Monolithic 3D Inc. 3D semiconductor device and structure
US11177140B2 (en) 2012-12-29 2021-11-16 Monolithic 3D Inc. 3D semiconductor device and structure
US11430668B2 (en) 2012-12-29 2022-08-30 Monolithic 3D Inc. 3D semiconductor device and structure with bonding
US10903089B1 (en) 2012-12-29 2021-01-26 Monolithic 3D Inc. 3D semiconductor device and structure
US10892169B2 (en) 2012-12-29 2021-01-12 Monolithic 3D Inc. 3D semiconductor device and structure
US11430667B2 (en) 2012-12-29 2022-08-30 Monolithic 3D Inc. 3D semiconductor device and structure with bonding
US10325651B2 (en) 2013-03-11 2019-06-18 Monolithic 3D Inc. 3D semiconductor device with stacked memory
US8902663B1 (en) 2013-03-11 2014-12-02 Monolithic 3D Inc. Method of maintaining a memory state
US11935949B1 (en) 2013-03-11 2024-03-19 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers and memory cells
US11869965B2 (en) 2013-03-11 2024-01-09 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers and memory cells
US8994404B1 (en) 2013-03-12 2015-03-31 Monolithic 3D Inc. Semiconductor device and structure
US10840239B2 (en) 2014-08-26 2020-11-17 Monolithic 3D Inc. 3D semiconductor device and structure
US11923374B2 (en) 2013-03-12 2024-03-05 Monolithic 3D Inc. 3D semiconductor device and structure with metal layers
US11088130B2 (en) 2014-01-28 2021-08-10 Monolithic 3D Inc. 3D semiconductor device and structure
US11398569B2 (en) 2013-03-12 2022-07-26 Monolithic 3D Inc. 3D semiconductor device and structure
US10224279B2 (en) 2013-03-15 2019-03-05 Monolithic 3D Inc. Semiconductor device and structure
US9117749B1 (en) 2013-03-15 2015-08-25 Monolithic 3D Inc. Semiconductor device and structure
US9021414B1 (en) 2013-04-15 2015-04-28 Monolithic 3D Inc. Automation for monolithic 3D devices
US11341309B1 (en) 2013-04-15 2022-05-24 Monolithic 3D Inc. Automation for monolithic 3D devices
US11720736B2 (en) 2013-04-15 2023-08-08 Monolithic 3D Inc. Automation methods for 3D integrated circuits and devices
US11574109B1 (en) 2013-04-15 2023-02-07 Monolithic 3D Inc Automation methods for 3D integrated circuits and devices
US11270055B1 (en) 2013-04-15 2022-03-08 Monolithic 3D Inc. Automation for monolithic 3D devices
US11487928B2 (en) 2013-04-15 2022-11-01 Monolithic 3D Inc. Automation for monolithic 3D devices
US11030371B2 (en) 2013-04-15 2021-06-08 Monolithic 3D Inc. Automation for monolithic 3D devices
US11031394B1 (en) 2014-01-28 2021-06-08 Monolithic 3D Inc. 3D semiconductor device and structure
US11107808B1 (en) 2014-01-28 2021-08-31 Monolithic 3D Inc. 3D semiconductor device and structure
US10297586B2 (en) 2015-03-09 2019-05-21 Monolithic 3D Inc. Methods for processing a 3D semiconductor device
CN104538404B (en) * 2015-01-04 2017-05-10 京东方科技集团股份有限公司 Array substrate, manufacturing method of array substrate, display panel and display device
US11056468B1 (en) 2015-04-19 2021-07-06 Monolithic 3D Inc. 3D semiconductor device and structure
US10381328B2 (en) 2015-04-19 2019-08-13 Monolithic 3D Inc. Semiconductor device and structure
US10825779B2 (en) 2015-04-19 2020-11-03 Monolithic 3D Inc. 3D semiconductor device and structure
US11011507B1 (en) 2015-04-19 2021-05-18 Monolithic 3D Inc. 3D semiconductor device and structure
US11956952B2 (en) 2015-08-23 2024-04-09 Monolithic 3D Inc. Semiconductor memory device and structure
WO2017053329A1 (en) 2015-09-21 2017-03-30 Monolithic 3D Inc 3d semiconductor device and structure
US10522225B1 (en) 2015-10-02 2019-12-31 Monolithic 3D Inc. Semiconductor device with non-volatile memory
US10847540B2 (en) 2015-10-24 2020-11-24 Monolithic 3D Inc. 3D semiconductor memory device and structure
US10418369B2 (en) 2015-10-24 2019-09-17 Monolithic 3D Inc. Multi-level semiconductor memory device and structure
US11296115B1 (en) 2015-10-24 2022-04-05 Monolithic 3D Inc. 3D semiconductor device and structure
US11114464B2 (en) 2015-10-24 2021-09-07 Monolithic 3D Inc. 3D semiconductor device and structure
US11114427B2 (en) 2015-11-07 2021-09-07 Monolithic 3D Inc. 3D semiconductor processor and memory device and structure
US11937422B2 (en) 2015-11-07 2024-03-19 Monolithic 3D Inc. Semiconductor memory device and structure
US11930648B1 (en) 2016-10-10 2024-03-12 Monolithic 3D Inc. 3D memory devices and structures with metal layers
US11869591B2 (en) 2016-10-10 2024-01-09 Monolithic 3D Inc. 3D memory devices and structures with control circuits
US11711928B2 (en) 2016-10-10 2023-07-25 Monolithic 3D Inc. 3D memory devices and structures with control circuits
US11812620B2 (en) 2016-10-10 2023-11-07 Monolithic 3D Inc. 3D DRAM memory devices and structures with control circuits
US11251149B2 (en) 2016-10-10 2022-02-15 Monolithic 3D Inc. 3D memory device and structure
US11329059B1 (en) 2016-10-10 2022-05-10 Monolithic 3D Inc. 3D memory devices and structures with thinned single crystal substrates
RU189283U1 (en) * 2018-03-26 2019-05-17 Частное акционерное общество "Укргидропроект" MODULE OF GRAVITATIONAL WAVE ENERGY INSTALLATION
KR102548825B1 (en) 2018-12-03 2023-06-29 삼성디스플레이 주식회사 Laser crystalizing apparatus and method of manufacturing display apparatus
KR20210118236A (en) 2019-02-19 2021-09-29 어플라이드 머티어리얼스, 인코포레이티드 polysilicon liners
US11296106B2 (en) 2019-04-08 2022-04-05 Monolithic 3D Inc. 3D memory semiconductor devices and structures
US10892016B1 (en) 2019-04-08 2021-01-12 Monolithic 3D Inc. 3D memory semiconductor devices and structures
US11158652B1 (en) 2019-04-08 2021-10-26 Monolithic 3D Inc. 3D memory semiconductor devices and structures
US11763864B2 (en) 2019-04-08 2023-09-19 Monolithic 3D Inc. 3D memory semiconductor devices and structures with bit-line pillars

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020043691A1 (en) * 2000-09-04 2002-04-18 Seiichiro Higashi Method for fabrication of field effect transistor

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07263354A (en) * 1994-03-25 1995-10-13 Kobe Steel Ltd Formation of plasma cvd film
JPH0883914A (en) * 1994-09-14 1996-03-26 Toshiba Corp Polycrystalline semiconductor device and manufacture thereof
JP3649797B2 (en) * 1995-12-01 2005-05-18 株式会社半導体エネルギー研究所 Semiconductor device manufacturing method
JPH1064816A (en) * 1996-08-20 1998-03-06 Fujitsu Ltd Manufacturing method of semiconductor device
JPH10265212A (en) * 1997-03-26 1998-10-06 Nippon Telegr & Teleph Corp <Ntt> Production of microcrystal and polycrystal silicon thin films
US6312979B1 (en) * 1998-04-28 2001-11-06 Lg.Philips Lcd Co., Ltd. Method of crystallizing an amorphous silicon layer
JP4174862B2 (en) * 1998-08-04 2008-11-05 ソニー株式会社 Thin film transistor manufacturing method and semiconductor device manufacturing method
JP2001085701A (en) * 1999-04-06 2001-03-30 Matsushita Electric Ind Co Ltd Element having multilayer structure, its manufacturing device and its manufacturing method
JP2001023899A (en) * 1999-07-13 2001-01-26 Hitachi Ltd Semiconductor thin film, liquid crystal display device provided with the same, and manufacture of the film
JP2001195011A (en) * 2000-01-11 2001-07-19 Furontekku:Kk Thin-film transistor array substrate for display device and display device
JP2002164290A (en) * 2000-11-28 2002-06-07 Tokuyama Corp Method of manufacturing polycrystalline silicone film
JP2003168646A (en) * 2001-12-04 2003-06-13 Sanyo Electric Co Ltd Method of manufacturing semiconductor device

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020043691A1 (en) * 2000-09-04 2002-04-18 Seiichiro Higashi Method for fabrication of field effect transistor

Also Published As

Publication number Publication date
KR20050054788A (en) 2005-06-10
CN1638043A (en) 2005-07-13
CN100490074C (en) 2009-05-20
JP2005175476A (en) 2005-06-30
US7563659B2 (en) 2009-07-21
US20060008957A1 (en) 2006-01-12

Similar Documents

Publication Publication Date Title
US7563659B2 (en) Method of fabricating poly-crystalline silicon thin film and method of fabricating transistor using the same
US5512494A (en) Method for manufacturing a thin film transistor having a forward staggered structure
US20060049461A1 (en) Thin-film transistor with vertical channel region
US20060009014A1 (en) Method of fabricating a poly-crystalline silicon thin film and method of fabricating a semiconductor device using the same
US7871872B2 (en) Method of manufacturing thin film transistor having lightly doped drain regions
KR20040021758A (en) Method for fabricating of a poly-Si TFT
US8044576B2 (en) Organic light emitting display and method of fabricating the same
Shimizu et al. High-mobility bottom-gate thin-film transistors with laser-crystallized and hydrogen-radical-annealed polysilicon films
US7018874B2 (en) Method for fabricating thin-film transistor
US20060145158A1 (en) Poly-crystalline silicon thin film transistor
KR100695154B1 (en) Silicon thin film transistor and manufacturing method of gate insulator and the same adopting the method
US7982272B2 (en) Thin-film semiconductor device and method for manufacturing the same
US20060088961A1 (en) Method of fabricating poly crystalline silicon TFT
US20050263774A1 (en) Polycrystalline Si thin film structure and fabrication method thereof and method of fabricating TFT using the same
JP2004288864A (en) Thin film semiconductor, manufacturing method thereof, electro-optical device and electronic equipment
JPWO2007052393A1 (en) Semiconductor device and manufacturing method thereof
KR101100423B1 (en) Silicon thin film transistor and manufacturing method of gate insulator and the same adopting the method
KR100624430B1 (en) Fabrication method of poly crystalline Si TFT
US20020197829A1 (en) Method of manufacturing polycrystalline film and semiconductor device
JP3278237B2 (en) Method for manufacturing thin film transistor
WO2010024278A1 (en) Method for manufacturing thin film transistor and thin film transistor
JPH04186634A (en) Manufacture of thin film semiconductor device
JP2005311105A (en) Thin-film transistor and its fabrication process
CN105355544A (en) Preparation method of low temperature polysilicon thin film and thin film transistor, and thin film transistor
Peng et al. Reliability of laser-activated low-temperature polycrystalline silicon thin-film transistors

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION