US20090001449A1 - Semiconductor device and a method of manufacturing the same - Google Patents

Semiconductor device and a method of manufacturing the same Download PDF

Info

Publication number
US20090001449A1
US20090001449A1 US12/132,609 US13260908A US2009001449A1 US 20090001449 A1 US20090001449 A1 US 20090001449A1 US 13260908 A US13260908 A US 13260908A US 2009001449 A1 US2009001449 A1 US 2009001449A1
Authority
US
United States
Prior art keywords
memory cell
film
gate electrode
charge storage
insulating film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US12/132,609
Other languages
English (en)
Inventor
Koichi Toba
Yasushi Ishii
Yoshiyuki Kawashima
Takashi Hashimoto
Kosuke Okuyama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Electronics Corp
Renesas Electronics Corp
Original Assignee
Renesas Technology Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Renesas Technology Corp filed Critical Renesas Technology Corp
Assigned to RENESAS TECHNOLOGY CORP. reassignment RENESAS TECHNOLOGY CORP. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HASHIMOTO, TAKASHI, ISHII, YASUSHI, KAWASHIMA, YOSHIYUKI, OKUYAMA, KOSUKE, TOBA, KOICHI
Publication of US20090001449A1 publication Critical patent/US20090001449A1/en
Assigned to RENESAS ELECTRONICS CORPORATION reassignment RENESAS ELECTRONICS CORPORATION CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: NEC ELECTRONICS CORPORATION
Assigned to NEC ELECTRONICS CORPORATION reassignment NEC ELECTRONICS CORPORATION MERGER (SEE DOCUMENT FOR DETAILS). Assignors: RENESAS TECHNOLOGY CORP.
Priority to US12/885,086 priority Critical patent/US8278169B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/401—Multistep manufacturing processes
    • H01L29/4011—Multistep manufacturing processes for data storage electrodes
    • H01L29/40117—Multistep manufacturing processes for data storage electrodes the electrodes comprising a charge-trapping insulator
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312—Gate electrodes for field effect devices
    • H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/4234—Gate electrodes for transistors with charge trapping gate insulator
    • H01L29/42344—Gate electrodes for transistors with charge trapping gate insulator with at least one additional gate, e.g. program gate, erase gate or select gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/792—Field effect transistors with field effect produced by an insulated gate with charge trapping gate insulator, e.g. MNOS-memory transistors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B43/00—EEPROM devices comprising charge-trapping gate insulators
    • H10B43/30—EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices

Definitions

  • the present invention relates to a semiconductor device and a manufacturing technology thereof, in particular, to a nonvolatile semiconductor memory device having, over one semiconductor substrate thereof, both a binary memory cell and a multivalued memory cell and a technology effective when applied to the manufacture of the device.
  • Japanese Patent Laid-Open No. 2003-22687 describes a technology of improving the reliability of a nonvolatile semiconductor memory device and reducing an area occupied by a memory array. More specifically, according to this technology, an address region of a binary mode memory cell in which one memory cell stores one bit of data and an address region of a multivalued memory cell in which one memory cell stores multiple bits of data are fixed, respectively. Fixing of the address regions in such a manner makes it possible to optimize the binary memory cell and the multivalued memory individually.
  • Japanese Patent Laid-Open No. Hei 11(1999)-31102 describes a technology of having a binary memory and a multivalued memory on one substrate. It also describes a technology of controlling this semiconductor device having a plurality of memories, that is, a binary memory and a multivalued memory to select the optimum one from them, depending on data accessed by a host system.
  • Japanese Patent Laid-Open No. 2006-260703 describes a nonvolatile semiconductor memory device facilitating realization of a multivalued memory while preventing control of a threshold voltage and a read-out circuit from becoming complicated.
  • a memory gate electrode is formed over the side surfaces on both sides of a control gate electrode.
  • Nonvolatile memory As an electrically programmable and erasable nonvolatile memory (nonvolatile semiconductor memory device), EEPROMs (Electrically Erasable and Programmable Read Only Memories) or flash memories are popular. Such nonvolatile memories typified by EEPROMs or flash memories which are used popularly now each has, below a gate electrode of their MOS (Metal Oxide Semiconductor) transistor, a charge storage film such as conductive floating gate electrode or trap insulating film encompassed by a silicon oxide film. They store data by utilizing a difference in the threshold value of a transistor, depending on the charge accumulation state in the floating gate electrode or trap insulating film.
  • MOS Metal Oxide Semiconductor
  • This trap insulating film is an insulating film having trap levels capable of accumulating charges therein and one example of it is a silicon nitride film. By injection or release of charges into or from such a trap insulating film, the threshold value of the MOS transistor is shifted to get the memory device to work.
  • a nonvolatile memory having this trap insulating film as a charge storage film is called a MONOS (Metal Oxide Nitride Oxide Semiconductor) transistor. It is superior in the reliability of data retention to a transistor having a conductive floating gate electrode as the charge storage film, because it accumulates charges in discrete trap levels.
  • a silicon oxide film laid over and below the trap insulating film can be thinned, making it possible to decrease the voltage applied upon write/erase operations.
  • a semiconductor device obtained by forming a microcomputer on one semiconductor chip.
  • This semiconductor chip having a microcomputer formed thereon has a central processing unit (CPU) composed of a logic circuit such as CMISFET (Complementary Metal Insulator Semiconductor Field Effect Transistor) or a memory.
  • CPU central processing unit
  • the memory it uses, for example, electrically programmable nonvolatile memories as described above.
  • the nonvolatile memories include a memory for storing a program for operating the central processing unit and a memory for storing data to be processed at this central processing unit.
  • the memory for storing a program for operating the central processing unit needs a high reading speed.
  • the memory for storing data to be processed at the central processing unit needs high rewrite resistance. This means that since rewriting of the program itself is not performed so frequently in the memory for storing a program for operating the central processing unit, it is not required to have high rewrite resistance, but is required to have an ability of reading the program at high speed.
  • the memory for storing data to be processed at the central processing unit is not required to read data at high speed, but is required to have high rewrite resistance because rewriting is performed frequently.
  • nonvolatile memories are required to have respective performances depending on data to be stored therein. Even if a nonvolatile memory for storing a program and a nonvolatile memory for storing data are the same in the structure of their memory cell, they are different in their operation method. For example, in the nonvolatile memory for storing a program, one memory cell configures one bit to improve a reading speed. In the nonvolatile memory for storing data, on the other hand, two memory cells configure one bit to suppress deterioration of retention properties caused by frequent rewriting, thereby improving the reliability of the nonvolatile memory.
  • a memory cell composed of a MONOS transistor has, for example, the following structure.
  • a control gate electrode is formed over a semiconductor substrate via a gate insulating film; a film stack including a charge storage film is formed over a side surface on one side of the control gate electrode; and a memory gate electrode having a sidewall shape is formed over this film stack.
  • a nonvolatile memory for storing a program by using, as its memory cell such a memory cell having the above-described structure
  • one memory cell configures one bit.
  • two memory cells configure one bit. The nonvolatile memory for storing data therefore needs memory cells twice as much as that of the bit number, leading to a problem such as an increase in the area of a semiconductor chip.
  • Storage of multiple bits of data instead of two bits of data in a memory cell is considered as a method for reducing an area occupied by the nonvolatile memory formed over the semiconductor chip.
  • a memory cell has a silicon nitride film as its charge storage film and has a memory gate electrode with a sidewall shape
  • One of the causes of difficulty resides in that in a film such as a silicon nitride film which accumulates charges in the trap levels in the film, an amount of charges accumulated in the trap levels is not uniform due to a difference in the number of the trap levels in the film between memory cells.
  • Another cause is that memory gate electrodes having a sidewall shape are apt to differ in gate length. Because of the above-described causes, an increase in the distribution of a threshold voltage between memory cells leads to a difficulty in the formation of a multivalued memory cell having the same structure as that of a binary memory cell.
  • An object of the present invention is to provide a technology capable of reducing an area occupied by a nonvolatile memory while improving the reliability of the nonvolatile memory.
  • a semiconductor device is equipped with (a) a semiconductor substrate forming a semiconductor chip, (b) a first nonvolatile memory cell formed in a first region of the semiconductor substrate, and (c) a second nonvolatile memory cell formed in a second region of the semiconductor substrate.
  • the first nonvolatile memory cell is a binary memory cell for storing one bit of data
  • the second nonvolatile memory cell is a multivalued memory cell for storing multiple bits of data.
  • This invention is characterized by that the first nonvolatile memory cell and the second nonvolatile memory cell are different in shape.
  • a manufacturing method of a semiconductor device relates to a manufacturing method of a semiconductor device by forming a first nonvolatile memory cell in a first region of a semiconductor substrate and forming a second nonvolatile memory cell in a second region of the semiconductor substrate.
  • It comprises the steps of (a) depositing an insulating film over the whole surface of the semiconductor substrate including the first region and the second region to form a first gate insulating film in the first region and a third gate insulating film in the second region; (b) depositing a first conductor film over the first gate insulating film and the third gate insulating film; (c) patterning the first conductor film to form a first control gate electrode of the first nonvolatile memory cell in the first region and a second control gate electrode of the second nonvolatile memory cell in the second region; (d) introducing an impurity into the semiconductor substrate in alignment with the first control electrode and into the semiconductor substrate in alignment with the second control electrode; (e) forming a film stack of insulating films over the whole surface of the semiconductor substrate covering the first control gate electrode formed in the first region and the second control gate electrode formed in the second region; (f) depositing a second conductor film over the film stack; (g) anisotropically etching the second conductor film to form sidewalls
  • a first memory gate electrode is formed by the sidewall remaining over the side surface on one side of the first control gate electrode in the first region, thereby forming the first nonvolatile memory cell which is a binary memory cell, while a second memory gate electrode and a third memory gate electrode are formed by the side walls remaining over the sidewalls on both sides of the second control gate electrode in the second region, thereby forming the second nonvolatile memory cell which is a multivalued memory cell.
  • the present invention makes it possible to reduce an area occupied by a nonvolatile memory while improving the reliability of the nonvolatile memory.
  • FIG. 1 is a plan view illustrating the layout structure of a semiconductor chip according to Embodiment 1 of the present invention
  • FIG. 2 is a schematic diagram simply showing a difference between a code flash memory and a data flash memory
  • FIG. 3 is a cross-sectional view illustrating the structures of the code flash memory cell and data flash memory cell in Embodiment 1;
  • FIG. 4 is a schematic view illustrating the structure of the code flash memory cell
  • FIG. 5 is a table showing application conditions of a voltage to each site of the code flash memory cell
  • FIG. 6 illustrates a difference between a typical reading method and a complementary reading method
  • FIG. 7 is a schematic view illustrating the structure of the data flash memory cell
  • FIG. 8 is a table showing application conditions of a voltage to each site of the data flash memory cell
  • FIG. 9 is a table showing application conditions of a voltage to each site of the data flash memory cell.
  • FIG. 10 is a cross-sectional view illustrating a manufacturing step of the semiconductor device according to Embodiment 1;
  • FIG. 11 is a cross-sectional view illustrating a manufacturing step following that of FIG. 10 ;
  • FIG. 12 is a cross-sectional view illustrating a manufacturing step following that of FIG. 11 ;
  • FIG. 13 is a cross-sectional view illustrating a manufacturing step following that of FIG. 12 ;
  • FIG. 14 is a cross-sectional view illustrating a manufacturing step following that of FIG. 13 ;
  • FIG. 15 is a cross-sectional view illustrating a manufacturing step following that of FIG. 14 ;
  • FIG. 16 is a cross-sectional view illustrating a manufacturing step following that of FIG. 15 ;
  • FIG. 17 is a cross-sectional view illustrating a manufacturing step following that of FIG. 16 ;
  • FIG. 18 is a cross-sectional view illustrating a manufacturing step following that of FIG. 17 ;
  • FIG. 19 is a cross-sectional view illustrating a manufacturing step following that of FIG. 18 ;
  • FIG. 20 is a cross-sectional view illustrating a manufacturing step following that of FIG. 19 ;
  • FIG. 21 is a cross-sectional view illustrating a manufacturing step following that of FIG. 20 ;
  • FIG. 22 is a cross-sectional view illustrating a manufacturing step following that of FIG. 21 ;
  • FIG. 23 is a cross-sectional view illustrating a manufacturing step of a semiconductor device according to Embodiment 2.
  • the number of elements is not limited to a specific number but can be greater than or less than the specific number unless otherwise specifically indicated or principally apparent that the number is limited to the specific number.
  • FIG. 1 is a plan view illustrating a semiconductor chip (semiconductor substrate) CHP having, for example, a microcomputer formed thereon. It illustrates a layout structure of elements formed on the semiconductor chip CHP.
  • the semiconductor chip CHP has a CPU (Central Processing Unit) 1 , a RAM (Random Access Memory) 2 , an analogue circuit 3 and a nonvolatile memory 4 .
  • CPU Central Processing Unit
  • RAM Random Access Memory
  • the CPU (circuit) 1 is also called a central processing unit and serves as the heart of a computer or the like.
  • This CPU 1 fetches and decodes instructions from a memory device and based on them, it performs a variety of arithmetic and control operations. It needs high-speed processing properties.
  • an MISFET forming the CPU 1 is therefore required to have a relatively high current drive force.
  • the CPU 1 is made of a low-breakdown-voltage MISFET.
  • the RAM (circuit) 2 is a memory capable of reading the stored data at random, that is, data stored as needed, or writing the stored data newly. It is also called random access memory.
  • RAM random access memory
  • DRAM Dynamic RAM
  • SRAM Static RAM
  • the DRAM is a random access memory requiring a memory retaining operation
  • SRAM is a random access memory not requiring a memory retaining operation. Since the RAM 2 is required to have a high speed operation, a MISFET forming the RAM 2 needs a relatively high current drive force. In short, the RAM 2 is made of a low-breakdown-voltage MISFET.
  • the analogue circuit 3 is a circuit handling signals of a voltage or current which show a continuous time-dependent change, that is, analog signals. It has, for example, an amplifier circuit, conversion circuit, modulation circuit, oscillation circuit and power supply circuit.
  • a MISFET having a relatively high breakdown voltage is used compared with another element formed over the semiconductor chip CHP.
  • the nonvolatile memory 4 is a kind of a nonvolatile memory capable of electrically rewriting both write operation and erase operation. It is also called an electrically erasable programmable read only memory.
  • the memory cell of this nonvolatile memory 4 has a MISFET for selecting a memory cell and a FET for storage (memory), for example, a MONOS (Metal Oxide Nitride Oxide Semiconductor) type FET.
  • the nonvolatile memory makes use of, for example, hot electron injection or the Fowler-Nordheim tunneling phenomenon for its write operation and the Fowler-Nordheim tunneling phenomenon or hot hole injection for its erase operation. It is needless to say that the hot electron injection and hot hole injection may be reversed.
  • the nonvolatile memories 4 are used for storage of various data because they are electrically rewritable and do not lose stored data even if the power source is turned OFF.
  • Various data such as program for operating the CPU and data used in CPU are stored.
  • the program and data stored in nonvolatile memories are used for respective purposes so that properties required of the nonvolatile memories for storing such data are different. For example, a program for operating the CPU is not rewritten frequently but must be read at high speed.
  • the data used in CPU are not required to be read at high speed, but are required to be resistant against frequent rewriting.
  • nonvolatile memories 4 are required to have different properties, depending on the data to be stored.
  • the nonvolatile memories 4 are therefore memories different in properties. As illustrated in FIG. 1 , in Embodiment 1, the nonvolatile memories 4 are a code flash memory 4 a and a data flash memory 4 b , respectively.
  • the code flash memory 4 a stores therein, for example, a program for operating the CPU, while the data flash memory 4 b stores therein, for example, data to be used in the CPU.
  • the code flash memory 4 a is therefore a memory required to have a high reading speed, while the data flash memory 4 b is a memory required to have rewrite resistance.
  • the CPU 1 , RAM 2 , analogue circuit 3 and nonvolatile memories 4 described above are formed in an inner (core) region of the semiconductor chip CHP.
  • an input/output circuit (not illustrated) to be an interface between the circuits formed in the inner region and a circuit outside the semiconductor chip CHP is formed.
  • This input/output circuit is connected to a pad PD formed in the peripheral region of the semiconductor chip CHP.
  • the pad PD is an external connection terminal for connecting the semiconductor chip CHP to outside.
  • the semiconductor chip CHP is electrically connected to the outside via a wire made of, for example, a gold wire.
  • the semiconductor chip CHP in this Embodiment 1 has such a structure.
  • the nonvolatile memories 4 formed on the semiconductor chip CHP will next be described.
  • the nonvolatile memories 4 include the code flash memory 4 a and data flash memory 4 b .
  • the properties of each of the code flash memory 4 a and data flash memory 4 b will next be described, referring to FIG. 2 .
  • FIG. 2 briefly shows a difference between the code flash memory 4 a and data flash memory 4 b .
  • the code flash memory 4 a is a memory used for storing a program for operating the CPU.
  • the rewriting frequency of the code flash memory 4 a is about 1000 times and a reading current thereof (memory current) is about 20 ⁇ A.
  • the data flash memory 4 b is a memory used for storing data to be used in CPU or the like.
  • the rewriting frequency of the data flash memory 4 b is about 10000 times or more and its reading current (memory current) is about 10 ⁇ A.
  • the nonvolatile memories 4 don't have the same memory cell structure but have different memory cell structures, meaning that they include the code flash memory 4 a and data flash memory 4 b different in properties, which is one of the characteristics of this Embodiment 1.
  • the respective memory cell structures of the code flash memory 4 a and data flash memory 4 b will next be described.
  • FIG. 3 is a cross-sectional view showing respective memory cells formed in a code flash memory forming region and a data flash memory forming region over the semiconductor chip. First, the structure of the code flash memory cell (first nonvolatile memory cell) formed in the code flash memory forming region will be described.
  • a p well 11 is formed over a semiconductor substrate 10 S and over this p well 11 , a code flash memory cell is formed.
  • This code flash memory cell is composed of a select portion for selecting a memory cell and a memory portion for storing data.
  • the code flash memory cell has a gate insulating film (first gate insulating film) 12 formed over the semiconductor substrate 10 S (p well 11 ) and over this gate insulating film 12 , a control gate electrode (control electrode) (first control gate electrode) 14 a is formed.
  • the gate insulating film 12 is made of, for example, a silicon oxide film
  • the control gate electrode 14 a is made of a polysilicon film 13 and a cobalt silicide film 28 formed over the polysilicon film 13 .
  • This cobalt silicide film 28 is formed to reduce the resistance of the control gate electrode 14 a .
  • the control gate electrode 14 a has a function of selecting the code flash memory cell. This means that the control gate electrode 14 selects a certain code flash memory cell and a write, erase or read operation is performed for the code flash memory cell thus selected.
  • a memory gate electrode (first memory gate electrode) 22 a is formed on the side wall on one side of the control gate electrode 14 a via a film stack (first film stack) composed of an insulating film.
  • the memory gate electrode 22 a is in the form of a sidewall formed on the side wall on one side of the control gate electrode 14 a and it is composed of a polysilicon film 19 and the cobalt silicide film 28 formed over the polysilicon film 19 .
  • the cobalt silicide film 28 is formed to reduce the resistance of the memory gate electrode 22 a.
  • a film stack is formed between the control gate electrode 14 a and memory gate electrode 22 a and between the memory gate electrode 22 a and semiconductor substrate 10 S.
  • This film stack is composed of a silicon oxide film (second gate insulating film) 15 formed over the semiconductor substrate 10 S, a charge storage film (first charge storage film) 21 a formed over the silicon oxide film 15 , and a silicon oxide film (first insulating film) 17 formed over the charge storage film 21 a .
  • the silicon oxide film 15 functions as a gate insulating film formed between the memory gate electrode 22 a and semiconductor substrate 10 S.
  • the gate insulating film made of the silicon oxide film 15 functions also as a tunnel insulating film.
  • the memory portion of the code flash memory cell saves or erases data by injecting electrons into the charge storage film 21 a or injecting holes into the charge storage film 21 a from the semiconductor substrate 10 S via the silicon oxide film 15 so that the silicon oxide film 15 functions as a tunnel insulating film.
  • the write operation, erase operation, or read operation of a memory cell by utilizing this tunnel effect of electrons will be described specifically later.
  • the charge storage film 21 a formed over the silicon oxide film 15 has a function of accumulating charges in it. Described specifically, in this Embodiment 1, the charge storage film 21 a is made of a silicon nitride film.
  • the memory portion of the code flash memory cell in this Embodiment 1 saves data by controlling an electric current flowing in the semiconductor substrate 10 S below the memory gate electrode 22 a , depending on the presence or absence of charges to be accumulated in the charge storage film 21 a . In other words, the data are stored by making use of a change in a threshold voltage of an electric current flowing in the semiconductor substrate 10 S below the memory gate electrode 22 a , depending on the presence or absence of charges to be accumulated in the charge storage film 21 a.
  • an insulating film having trap levels is employed as the charge storage film 21 a .
  • a silicon nitride film is one example of an insulating film having trap levels. Not only a silicon nitride film but also, for example, an aluminum oxide (alumina) film may be employed.
  • an insulating film having trap levels is employed as the charge storage film 21 a , charges are captured in the trap levels formed in the insulating film. Charges are captured by the trap levels and accumulated in the insulating film.
  • a polysilicon film has conventionally been used mainly as the charge storage film 21 a .
  • a polysilicon film is used as the charge storage film 21 a , however, a partial defect, if any, of the silicon oxide film 15 or silicon oxide film 17 encompassing the charge storage film 21 a may lead to leakage of all the charges accumulated in the charge storage film 21 a due to abnormal leakage because the charge storage film 21 a is a conductor film.
  • a silicon nitride film which is an insulator has therefore come to be used as the charge storage film 21 a .
  • charges contributing to data storage are accumulated in the discrete trap levels (trapping levels) present in the silicon nitride film.
  • a partial defect, if any, of the silicon oxide film 15 or silicon oxide film 17 encompassing the charge storage film 21 a does not lead to leakage of all the charges accumulated in the charge storage film 21 a because the charges are accumulated in the discrete trap levels of the charge storage film 21 a . This results in improvement of reliability of data retention.
  • the control gate electrode 14 a has, over the side surface on one side thereof, the memory gate electrode 22 a and, over the side surface on the other side, a sidewall 25 made of a silicon oxide film.
  • the memory gate electrode 22 a has, over the side surface on one side thereof, the control gate electrode 14 a and, over the side surface on the other side, a sidewall 25 made of a silicon oxide film.
  • a pair of shallow lightly-doped impurity diffusion regions 23 which are n type semiconductor regions are formed and in outer regions contiguous to the pair of shallow lightly-doped impurity diffusion regions 23 , a pair of deep heavily-doped impurity diffusion regions 26 are formed.
  • the heavily-doped impurity diffusion regions 26 are also n type semiconductor regions and on the surface of the heavily-doped impurity diffusion regions 26 , the cobalt silicide film 28 is formed.
  • the pair of lightly-doped impurity diffusion regions 23 and the pair of heavily-doped impurity diffusion regions 26 form a source region and a drain region of the code flash memory cell.
  • the source region and the drain region made of the lightly-doped impurity diffusion regions 23 and heavily-doped impurity diffusion regions 26 have therefore an LDD (Lightly Doped Drain) structure.
  • a transistor composed of the gate insulating film 12 , the control gate electrode 14 a formed over the gate insulating film 12 , and the above-described source and drain regions will hereinafter be called “select transistor”.
  • a transistor composed of a film stack having the silicon oxide film 15 , charge storage film 21 a , and silicon oxide film 17 , the memory gate electrode 22 a formed over the film stack, and the above-described source and drain regions will hereinafter be called “memory transistor”. This means that the select portion of the code flash memory cell is composed of the select transistor, while the memory portion of the code flash memory cell is composed of the memory transistor.
  • the code flash memory cell has such a structure.
  • a structure in which the memory gate electrode 22 a is formed only over the side surface on one side of the control gate electrode 14 a is adopted as the structure of the code flash memory cell.
  • this structure enables improvement in a reading speed compared with a structure in which a memory gate electrode is formed over the side surfaces on both sides of the control gate electrode.
  • the code flash memory cell employs a structure in which the memory gate electrode 22 a is formed only over the side surface on one side of the control gate electrode to improve a reading speed.
  • the code flash memory cell is suited for the storage of a program which requires a high reading speed.
  • the code flash memory cell is a memory cell having one memory portion (memory transistor) and this memory portion stores therein one bit of data. This means that the code flash memory cell is a binary memory cell which stores 1 bit of data per cell.
  • a silicon oxide film 29 which is an interlayer insulating film is formed to cover the code flash memory cell.
  • a contact hole 30 penetrating through the silicon oxide film 29 and reaching the heavily-doped impurity diffusion regions 26 forming the source region or drain region is formed.
  • a titanium/titanium nitride film 31 a which is a barrier conductor film is formed and a tungsten film 31 b is formed to fill the contact hole 30 therewith.
  • a conductive plug 32 is formed.
  • an interconnect 34 is formed over the silicon oxide film 29 which is an interlayer insulating film and the interconnect 34 and the plug 32 are electrically connected to each other.
  • the interconnect 34 is made of, for example, a film stack of a titanium/titanium nitride film 33 a , an aluminum film 33 b and a titanium/titanium nitride film 33 c.
  • FIG. 4 is a schematic view illustrating the structure of the code flash memory cell according to Embodiment 1.
  • Vcg represents a voltage to be applied to a control gate electrode
  • Vmg represents a voltage to be applied to a memory gate electrode
  • Vs and Vd represent voltages to be applied to a source region and a drain region, respectively
  • Vb represents a voltage to be applied to a semiconductor substrate.
  • FIG. 5 is a table showing application conditions of a voltage to each site of the code flash memory cell during “write”, “erase” and “read” operations.
  • injection of electrons into a silicon nitride film which is a charge storage film is defined as “write” and injection of holes into the silicon nitride film is defined as “erase”.
  • the write operation is performed by hot electron writing which is a so-called source-side injection method.
  • a voltage Vs to be applied to the source region is set at 6V; a voltage Vmg to be applied to the memory gate electrode is set at 12V; a voltage Vcg to-be applied to the control gate electrode is set at 1.5V.
  • a voltage Vd to be applied to the drain region is controlled so that a channel current during the write operation becomes a predetermined value.
  • the voltage Vd at this time is determined by a predetermined value of the channel current and a threshold voltage value of the select transistor having the control gate electrode. It is, for example, approximately 1V.
  • a voltage Vb to be applied to the p well is 0 V.
  • the erase operation is performed, for example, as BTBT (Band to Band Tunneling) erase using, for example, a band-to-band tunneling phenomenon.
  • BTBT erase for example, a voltage Vmg to be applied to the memory gate electrode is set at ⁇ 6V, a voltage Vs to be applied to the source region is set at 6V, a voltage Vcg to be applied to the control gate electrode is set at 0V and a voltage to be applied to the drain region is set at 0V. Due to the voltage applied between the source region and memory gate electrode, holes generated by the band-to-band tunneling phenomenon at the end portion of the source region are accelerated by a high voltage applied to the source region and become hot holes.
  • Some of the hot holes are attracted by the negative voltage applied to the memory gate electrode and injected into the silicon nitride film.
  • the hot holes thus injected are captured by trap levels in the silicon nitride film, resulting in a decrease in a threshold voltage of the code flash memory cell (memory transistor).
  • the erase operation is performed in such a manner.
  • a voltage Vd to be applied to the drain region is set at Vdd (1.5V)
  • a voltage Vs to be applied to the source region is set at 0V
  • a voltage Vcg to be applied to the control gate electrode is set at Vdd (1.5V)
  • a voltage Vmg to be applied to the memory gate electrode is set at Vdd (1.5V).
  • the read operation is performed by causing an electric current to flow in a reverse direction to that upon write operation.
  • a voltage Vd to be applied to the drain region and a voltage Vs to be applied to the source region are changed to 0V and 1.5V, respectively and the read operation may be performed in a current direction equal to that upon write operation.
  • a sense amplifier for example, in order to detect the presence or absence of an electric current flowing through the code flash memory cell, a reference current is employed.
  • a reading current flows during the read operation. This reading current is compared with the reference current. The reference current is set lower than the reading current under an erase state.
  • the reading current is greater than the reference current as a result of comparison between the reading current and reference current, the code flash memory cell is judged that it is under an erase state.
  • the code flash memory cell When the code flash memory cell is under a write state, on the other hand, no reading current flows. When the reading current is smaller than the reference current as a result of comparison between the reading current and reference current, the code flash memory cell can be judged that is under a write state. In such a manner, the read operation is performed.
  • the structure of the data flash memory cell (second nonvolatile memory cell) formed in the data flash memory cell forming region will next be described.
  • a p well 11 is formed over the semiconductor substrate 10 S and a data flash memory cell is formed over the p well 11 .
  • the data flash memory cell is composed of a select portion for selecting a memory cell and a memory portion for storing data. First, the structure of the select portion for selecting a memory cell will be described.
  • the data flash memory cell has a gate insulating film (third gate insulating film) 12 formed over the semiconductor substrate 10 S (p well 11 ).
  • a control gate electrode (control electrode) (second control gate electrode) 14 b is formed over the gate insulating film 12 .
  • the gate insulating film 12 is made of, for example, a silicon oxide film and a control gate electrode 14 b is made of, for example, a polysilicon film 13 and a cobalt silicide film 28 formed over the polysilicon film 13 .
  • the cobalt silicide film 28 is formed to reduce the resistance of the control gate electrode 14 b .
  • This control gate electrode 14 b has a function of selecting the data flash memory cell. In other words, a specific data flash memory cell is selected by the control gate electrode 14 b and a write operation, an erase operation, or a read operation to the selected data flash memory cell is performed.
  • the structure of the memory portion of the data flash memory cell will next be described.
  • the structure of the memory portion of the data flash memory cell differs from the structure of the memory portion of the code flash memory cell, which is one of the characteristics of this Embodiment 1.
  • a memory gate electrode (second memory gate electrode) 22 b and a memory gate electrode (third memory electrode) 22 c are formed over the side walls on both sides of the control gate electrode 14 b , respectively, via film stacks (second film stack and third film stack) each composed of insulating films.
  • the memory gate electrode 22 b and memory gate electrode 22 c have a sidewall shape formed over the side surface of the control gate electrode 14 b and it is composed of a polysilicon film 19 and a cobalt silicide film 28 formed over the polysilicon film 19 .
  • the cobalt silicide film 28 is formed to reduce the resistance of the memory gate electrode 22 b or 22 c .
  • the data flash memory cell in this Embodiment 1 is characterized by that the memory portions are formed over the side surfaces on both sides of the control gate electrode 14 b .
  • the memory portions formed on both sides have the same structure. Their structures will be described in detail sequentially.
  • a film stack is formed between the control gate electrode 14 b and memory gate electrode 22 b and between the memory gate electrode 22 b and semiconductor substrate 10 S.
  • This film stack is composed of a silicon oxide film (fourth gate insulating film) 15 formed over the semiconductor substrate 10 S, a charge storage film (second charge storage film) 21 b formed over the silicon oxide film 15 , and a silicon oxide film (second insulating film) 17 formed over the charge storage film 21 b .
  • the silicon oxide film 15 functions as a gate insulating film formed between the memory gate electrode 22 b and semiconductor substrate 10 S.
  • the gate insulating film made of the silicon oxide film 15 functions also as a tunnel insulating film.
  • the memory portion of the data flash memory cell saves or erases data by injecting electrons into the charge storage film 21 b or injecting holes into the charge storage film 21 b from the semiconductor substrate 10 S via the silicon oxide film 15 so that the silicon oxide film 15 functions as a tunnel insulating film.
  • the charge storage film 21 b formed over the silicon oxide film 15 has a function of accumulating charges in it. Described specifically, in this Embodiment 1, the charge storage film 21 b is made of a silicon nitride film.
  • the memory portion of the data flash memory cell in this Embodiment 1 saves data by controlling an electric current flowing in the semiconductor substrate 10 S below the memory gate electrode 22 b , depending on the presence or absence of charges to be accumulated in the charge storage film 21 b . In other words, the data are stored by making use of a change in the threshold voltage of an electric current flowing in the semiconductor substrate 10 S below the memory gate electrode 22 b , depending on the presence or absence of charges to be accumulated in the charge storage film 21 b.
  • a film stack is formed between the control gate electrode 14 b and memory gate electrode 22 c and between the memory gate electrode 22 c and semiconductor substrate 10 S.
  • This film stack is composed of a silicon oxide film (fifth gate insulating film) 15 formed over the semiconductor substrate 10 S, a charge storage film (third charge storage film) 21 c formed over the silicon oxide film 15 , and a silicon oxide film (third insulating film) 17 formed over the charge storage film 21 c .
  • the silicon oxide film 15 functions as a gate insulating film formed between the memory gate electrode 22 c and semiconductor substrate 10 S.
  • the gate insulating film made of the silicon oxide film 15 functions also as a tunnel insulating film.
  • the memory portion of the data flash memory cell saves or erases data by injecting electrons into the charge storage film 21 c or injecting holes into the charge storage film 21 c from the semiconductor substrate 10 S via the silicon oxide film 15 so that the silicon oxide film 15 functions as a tunnel insulating film.
  • the charge storage film 21 c formed over the silicon oxide film 15 has a function of accumulating charges in it. Described specifically, in this Embodiment 1, the charge storage film 21 c is made of a silicon nitride film.
  • the memory portion of the data flash memory cell in this Embodiment 1 saves data by controlling an electric current flowing in the semiconductor substrate 10 S below the memory gate electrode 22 c , depending on the presence or absence of charges to be accumulated in the charge storage film 21 c . In other words, the data are stored by making use of a change in the threshold voltage of an electric current flowing in the semiconductor substrate 10 S below the memory gate electrode 22 c , depending on the presence or absence of charges to be accumulated in the charge storage film 21 c.
  • the memory portions are formed on both sides of the select portion.
  • the memory portions formed on both sides of the select portion can independently store 1 bit of data so that the data flash memory cell according to this Embodiment 1 can store 2 bits of data in total.
  • the data flash memory cell according to this Embodiment 1 is made of a multivalued memory cell capable of storing multiple bits of data.
  • sidewalls 25 are formed over the side surfaces of the memory gate electrode 22 b and the side surfaces of the memory gate electrode 22 c .
  • the sidewalls 25 are made of, for example, a silicon oxide film.
  • a pair of shallow lightly-doped impurity diffusion regions 24 which are n type semiconductor regions are formed and in an outer region contiguous to the pair of shallow lightly-doped impurity diffusion regions 24 , a pair of deep heavily-doped impurity diffusion regions 27 are formed.
  • the heavily-doped impurity diffusion regions 27 are also n type semiconductor regions and on the surface of the heavily-doped impurity diffusion regions 27 , a cobalt silicide film 28 is formed to reduce the resistance.
  • the pair of lightly-doped impurity diffusion regions 24 and the pair of heavily-doped impurity diffusion regions 27 form a source region and a drain region of the data flash memory cell.
  • the source region and the drain region made of the lightly-doped impurity diffusion regions 24 and heavily-doped impurity diffusion regions 27 have therefore an LDD (Lightly Doped Drain) structure.
  • a transistor composed of the gate insulating film 12 , the control gate electrode 14 b formed over the gate insulating film 12 , and the above-described source and drain regions will hereinafter be called “select transistor”.
  • a transistor composed of a film stack having the silicon oxide film 15 , charge storage film 21 b , and silicon oxide film 17 , the memory gate electrode 22 b formed over the film stack, and the above-described source and drain regions will hereinafter be called “memory transistor”.
  • a transistor composed of a film stack having the silicon oxide film 15 , charge storage film 21 c and silicon oxide film 17 , the memory gate electrode 22 c formed over the film stack, and the above-described source and drain regions is also a memory transistor.
  • the select portion of the data flash memory cell has the select transistor, while the memory portion of the data flash memory cell has two memory transistors formed on both sides of the select transistor.
  • a silicon oxide film 29 which is an interlayer insulating film is formed to cover the data flash memory cell.
  • a contact hole 30 penetrating through the silicon oxide film 29 and reaching the heavily-doped impurity diffusion regions 27 forming the source region or drain region is formed.
  • a titanium/titanium nitride film 31 a which is a barrier conductor film is formed and a tungsten film 31 b is formed to fill the contact hole 30 therewith.
  • the titanium/titanium nitride film 31 a and tungsten film 31 b are filled in the contact hole 30 in such a manner, whereby a conductive plug 32 is formed.
  • a conductive plug 32 is formed over the silicon oxide film 29 which is an interlayer insulating film.
  • an interconnect 34 is formed and the interconnect 34 and the plug 32 are electrically connected to each other.
  • the interconnect 34 is made of, for example, a titanium/titanium nitride film 33 a , an aluminum film 33 b and a titanium/titanium nitride film 33 c . In such a manner, the data flash memory cell is formed.
  • the structure in this Embodiment 1 is characterized by that the structure of the code flash memory cell is differentiated from that of the data flash memory cell. Described specifically, a program requiring a high reading speed is stored in the code flash memory cell. The reading speed is raised by forming the memory transistor (memory portion) only on one side of the select transistor (select portion) in the code flash memory cell. On the other hand, data to be rewritten frequently are stored in the data flash memory cell so that in the data flash memory cell, the memory transistor (memory portion) is formed on both sides of the select transistor (select portion).
  • the data flash memory cell has conventionally employed a structure in which a memory transistor is formed only on one side of a select transistor.
  • the data flash memory cell is a memory cell for storing data to be rewritten frequently so that it adopts a reading method having high rewrite resistance. More specifically, it adopts a complementary reading method capable of preventing deterioration of retention properties.
  • this complementary reading method one bit of data is stored by two memory cells.
  • one bit of data is stored by one memory cell so that employment of this complementary reading method needs memory cells twice as much as the number of bits to be used, which undesirably increases the area of a semiconductor chip.
  • an increase in the area of a semiconductor chip occurs as a side effect.
  • an area occupied by the data flash memory cell is reduced by forming a memory transistor on both sides of the select transistor. Described specifically, by replacing the data flash memory cell from a binary memory cell to a multivalued memory cell, the data flash memory cell can have high reliability while preventing deterioration of retention properties and at the same time, the area occupied by the data flash memory cell can be reduced. For such a reason, the data flash memory cell has memory transistors on both sides of the select transistor. According to this Embodiment 1, by differentiating the structure between the code flash memory cell and the data flash memory cell, it is possible to realize memory cell structures suited for the required properties of the respective memory cells while reducing an area occupied by them.
  • FIG. 6 schematically illustrates a difference in the typical reading method and complementary reading method.
  • the typical reading method is described.
  • the common memory cell in the common memory cell, one memory cell stores one bit of data. For example, supposing that an open circle indicates the state where holes have been injected into a charge storage film, the memory cell with an open circle is under an erase state. Supposing that a solid circle indicates the state where electrons have been injected into the charge storage film, on the other hand, the memory cell with a solid circle is under a write state.
  • the erase state and write state are discriminated by the accumulation state of charges in the charge storage film in one memory cell. Under the erase state, a reading current flows because a threshold voltage of the memory cell decreases.
  • This reading current is set so as to exceed the reference current determined in advance. Under the write state, on the other hand, the reading current scarcely flows because the threshold voltage of the memory cell increases. In this case, the reading current becomes smaller than the reference current. It is possible to judge whether the memory cell is under an erase state or a write state by the magnitude of the reading current relative to the reference current. In other words, in the typical reading method, a difference in the reading current depending on the charge accumulation state of one memory cell is detected by comparison with the reference current.
  • repetition of a write operation to a memory cell causes deterioration of retention properties.
  • repetition of write and erase operations to a memory cell decreases the reading current in the case where the memory cell is under an erase state.
  • the reading current should be greater than the reference current when the memory cell is under an erase state, but owing to a reduction in the reading current, the reading current may become smaller than the reference current even if the memory cell is under an erase state.
  • the memory cell is therefore misjudged to be under a write state even if the memory cell is under an erase state.
  • Such misjudgment of the erase state of the memory cell for the write state of the memory cell is called “deterioration of retention properties”.
  • the complementary reading method one bit of data is stored by two memory cells.
  • the memory cells are under an erase state when one memory cell is under the state (open circle) where holes have been injected into the charge storage film, while the other memory cell is under the state (solid circle) where electrons have been injected into the charge storage film.
  • the memory cells are under a write state when one memory cell (memory cell on the left side) is under the state (solid circle) where electrons have been injected into the charge storage film, while the other memory cell (memory cell on the right side) is under the state (open circle) where holes have been injected into the charge storage film.
  • a reading method of the erase state and write state is the complementary reading method.
  • an erase state or a write state is judged by comparing a reading current flowing through one memory cell (memory cell on the left side) and a reading current flowing through the other memory cell (memory cell on the right side) without using a reference current. For example, when a reading current flowing through one memory cell (memory cell on the left side) is smaller than a reading current flowing through the other memory cell (memory cell on the right side) as a result of comparison between the reading current flowing through the memory cell on the left side and the reading current flowing through the memory cell on the right side, such a state is judged as an erase state.
  • the complementary reading method is such a reading method.
  • a reference current is not used for discriminating an erase state from a write state.
  • the erase state or write state is judged by comparing a reading current flowing through one memory cell (memory cell on the left side) with a reading current flowing through the other memory cell (memory cell on the right side). Even if write operation and erase operation to the memory cell are repeated and the reading current decreases under the state where holes have been injected into the charge storage film of the memory cell, it does not have a significant influence.
  • the reading current is greater than that under the state where electrons have been injected into the charge storage film of the memory cell. This means that it is possible to prevent misjudgment between the erase state and write state because a reference current is not used for relative comparison of the reading current between one memory cell and the other memory cell.
  • a data flash memory cell which carries out rewriting of data frequently, deterioration of retention properties is prevented by utilizing the complementary reading method.
  • the complementary reading method however, one bit of data is stored by two memory cells as described above so that an area occupied by the whole memory becomes greater than that of the typical reading method in which one bit of data is stored by one memory cell.
  • an area occupied by the data flash memory cell is reduced by forming a memory transistor on both sides of a select transistor.
  • a data flash memory cell having the following structure is also a candidate for reduction of an area occupied by the whole data flash memory. Described specifically, a memory transistor is formed only on one side of a select transistor and a plurality of threshold voltages are set, depending on charges accumulated on a charge storage film of this memory transistor. In other words, the memory transistor is formed only on one side of the select transistor and it is converted into a multivalued memory cell by dividing the threshold value of this memory transistor into plural states. An area occupied by the whole data flash memory can also be reduced by employing such a structure.
  • the data flash memory cell employs such a structure, however, first, difficulties are encountered in using the complementary reading method in combination, because in the complementary reading method, a binary memory cell is used mainly.
  • the memory transistor forming the memory portion of the memory cell is, by itself, a binary one, it is possible to create an erase state and a write state simply by placing two memory cells under different states and changing them as needed.
  • the memory transistor forming the memory portion of the memory cell is, by itself, a multivalued one, on the other hand, two or more different states exist even in one memory cell.
  • two memory cells are used for simply creating an erase state and write state, many unused states appear and conversion of the memory transistor into a multivalued one becomes meaningless.
  • the data flash memory cell is a multivalued one. It is multivalued not by making one memory transistor into a multivalued one but by forming, in one data flash memory cell, two binary memory transistors.
  • a data flash memory cell multivalued as in this Embodiment 1, by forming two binary memory transistors on both sides of the select transistor, respectively, even employment of the complementary reading method enables the efficient use of the memory and reduction of an area occupied by the whole data flash memory cell.
  • an insulating film having trap levels is used as the charge storage film and at the same time, the memory transistor having a sidewall shape is formed over the side surface of the select transistor. It is difficult to convert the memory transistor to a multivalued one by forming the memory transistor only on one side of a select transistor and providing this memory transistor with a plurality of threshold values.
  • an insulating film such as silicon nitride film having trap levels charges are accumulated in the trap levels in the film, but a difference in the number of the trap levels in the film among the memory cells may lead to variations in the accumulated amount of charges.
  • Another reason resides in variations in the gate length of a memory gate electrode having a sidewall shape.
  • the data flash memory cell is a multivalued one. It is multivalued not by converting one memory transistor into a multivalued one but by forming two binary memory transistors in one data flash memory cell. Accordingly, in the data flash memory cell which is multivalued by forming two binary memory transistors on both sides of the select transistor, respectively, as in this Embodiment 1, a threshold voltage in the memory cell is not divided into plural values.
  • the method according to this Embodiment 1 is therefore advantageous in that it facilitates formation of a multivalued memory cell even if an insulating film having trap levels is used as a charge storage film and a memory transistor having a sidewall shape is formed over the side surface of a select transistor.
  • FIG. 7 schematically illustrates the structure of the data flash memory cell according to this Embodiment 1.
  • Vcg represents a voltage to be applied to the control gate electrode
  • Vmg 1 represents a voltage to be applied to the memory gate electrode on the left side
  • Vmg 2 represents a voltage to be applied to the memory gate electrode on the right side
  • Vs and Vd represent voltages to be applied to the source region and drain region, respectively
  • Vb represents a voltage to be applied to the semiconductor substrate.
  • memory transistors are formed on both sides of the select transistor, respectively.
  • a method of driving the memory transistor formed on the left side of the select transistor will be described.
  • FIG. 8 is a table showing application conditions of a voltage to each site of the data flash memory cell at the time of “write”, “erase” and “read” when the memory transistor on the left side is driven.
  • injection of electrons into a silicon nitride film which is a charge storage film is defined as “write” and injection of holes into the silicon nitride film is defined as “erase”.
  • the write operation is performed by hot electron writing which is a so-called source-side injection method.
  • a voltage Vs to be applied to the source region is set at 6V;
  • a voltage Vmg 1 to be applied to the memory gate electrode on the left side is set at 12V;
  • a voltage Vmg 2 to be applied to the memory gate electrode on the right side is set at 6V;
  • a voltage Vcg to be applied to the control gate electrode is set at Vdd (1.5V).
  • a voltage Vd to be applied to the drain region is controlled so that a channel current during the write operation becomes a preset value.
  • the voltage Vd at this time is determined by a preset value of a channel current and a threshold voltage of the select transistor having the control gate electrode. It is, for example, approximately 1V.
  • a voltage Vb to be applied to the p well (semiconductor substrate) is 0V.
  • Electrons flowing in the channel region are accelerated in the channel region below the vicinity of the boundary between the control gate electrode and memory gate electrode on the left side and become hot electrons.
  • the hot electrons thus injected are captured by trap levels in the silicon nitride film.
  • electrons are accumulated in the silicon nitride film and a threshold voltage of the memory transistor on the left side increases.
  • the write operation to the memory transistor on the left side is performed in such a manner.
  • the erase operation is performed, for example, as BTBT (Band to Band Tunneling) erase using, for example, a band-to-band tunneling phenomenon.
  • BTBT erase a voltage Vmg 1 to be applied to the memory gate electrode on the left side is set at ⁇ 6V, a voltage Vs to be applied to the source region is set at 6V, a voltage Vmg 2 to be applied to the memory gate electrode on the right side is set at 0V; a voltage Vcg to be applied to the control gate electrode is set at 0V and a voltage to be applied to the drain region is set at 0V.
  • a voltage Vd to be applied to the drain region is set at Vdd (1.5V)
  • a voltage Vs to be applied to the source region is set at 0V
  • a voltage Vcg to be applied to the control gate electrode is set at Vdd (1.5V)
  • a voltage Vmg 1 to be applied to the memory gate electrode on the left side is set at Vdd (1.5V)
  • a voltage Vmg 2 to be applied to the memory gate electrode on the right side is set at 6V. Since a voltage of 6V is applied to the memory gate electrode on the right side, the memory transistor on the right side is turned ON, irrespective of the charge accumulation state of the memory transistor on the right side.
  • the memory transistor on the left side since the voltage Vmg 1 to be applied to the memory gate electrode on the left side is Vdd (1.5V), the memory transistor on the left side is turned ON or turned OFF, depending on the charge accumulation state of the memory transistor on the left side.
  • a complementary reading method For reading, a complementary reading method is employed, but it is impossible to simultaneously read two memory transistors (memory transistor on the left side and memory transistor on the right side) forming one data flash memory cell. This suggests that as two memory transistors used in the complementary reading method, two memory transistors (memory transistor on the left side and memory transistor on the right side) included in one data flash memory cell cannot be used. Accordingly, in the complementary reading method, memory transistors contained in two data flash memory cells which are different from each other are used. At this time, the above-described read operation is performed at two data flash memory cells which are complementary to each other and reading currents between two data flash memory cells are compared.
  • the state is judged erase.
  • the reading current of the first data flash memory cell is greater than the reading current of the second data flash memory cell, the state is judged write. Complementary reading can be performed in such a manner.
  • FIG. 9 is a table showing application conditions of a voltage to each site of the data flash memory cell at the time of “write”, “erase” and “read” when the memory transistor on the right side is driven.
  • the write operation is performed by hot electron writing which is a so-called source-side injection method.
  • a voltage Vd to be applied to the drain region is set at 6V;
  • a voltage Vmg 1 to be applied to the memory gate electrode on the left side is set at 6V;
  • a voltage Vmg 2 to be applied to the memory gate electrode on the right side is set at 12V;
  • a voltage Vcg to be applied to the control gate electrode is set at Vdd (1.5V).
  • a voltage Vs to be applied to the source region is controlled so that a channel current during the write operation becomes a preset value.
  • the voltage Vs at this time is determined by the preset value of a channel current and a threshold voltage of the select transistor having the control gate electrode. It is, for example, approximately 1V.
  • a voltage Vb to be applied to the p well (semiconductor substrate) is 0V.
  • Electrons flowing through the channel region are accelerated in the channel region below the vicinity of the boundary between the control gate electrode and memory gate electrode on the right side and become hot electrons.
  • the hot electrons thus injected are captured by trap levels in the silicon nitride film.
  • electrons are accumulated in the silicon nitride film and a threshold voltage of the memory transistor on the right side increases.
  • the write operation to the memory transistor on the right side is performed in such a manner.
  • the erase operation is performed, for example, as BTBT (Band to Band Tunneling) erase using, for example, a band-to-band tunneling phenomenon.
  • BTBT erase for example, a voltage Vmg 1 to be applied to the memory gate electrode on the left side is set at 0V, a voltage Vs to be applied to the source region is set at 0V, a voltage Vmg 2 to be applied to the memory gate electrode on the right side is set at ⁇ 6V; a voltage Vmg to be applied to the memory gate electrode on the right side is set at ⁇ 6V; a voltage Vcg to be applied to the control gate electrode is set at 0V; and a voltage to be applied to the drain region is set at 6V.
  • a voltage Vd to be applied to the drain region is set at 0V
  • a voltage Vs to be applied to the source region is set at Vdd (1.5V)
  • a voltage Vcg to be applied to the control gate electrode is set at Vdd (1.5V)
  • a voltage Vmg 1 to be applied to the memory gate electrode on the left side is set at 6V
  • a voltage Vmg 2 to be applied to the memory gate electrode on the right side is set at Vdd (1.5V). Since a voltage of 6V is applied to the memory gate electrode on the left side, the memory transistor on the left side is turned ON irrespective of the charge accumulation state of the memory transistor on the left side.
  • the memory transistor on the right side since the voltage Vmg 2 to be applied to the memory gate electrode on the right side is Vdd (1.5V), the memory transistor on the right side is turned ON or turned OFF, depending on the charge accumulation state of the memory transistor on the right side.
  • a complementary reading method is employed, but it is impossible to simultaneously read two memory transistors (memory transistor on the left side and memory transistor on the right side) forming one data flash memory cell.
  • two memory transistors memory transistor on the left side and memory transistor on the right side
  • memory transistors included in two data flash memory cells different from each other are used.
  • the above-described read operation is performed at two data flash memory cells which are complementary to each other and reading currents between these two data flash memory cells are compared. If the reading current of the first data flash memory cell is greater than the reading current of the second data flash memory cell, the state is judged erase. On the other hand, when the reading current of the first data flash memory cell is smaller than the reading current of the second data flash memory cell, the state is judged write. Complementary reading can be performed in such a manner.
  • the structure of the code flash memory cell is differentiated from the structure of the data flash memory cell. Described specifically, the code flash memory cell stores a program which needs high speed reading so that the code flash memory cell is a memory cell which gives preference to a reading speed of data over prevention of deterioration of retention properties caused by repetition of rewriting. In the code flash memory cell, therefore, the memory transistor (memory portion) is formed only on one side of the select transistor (select portion) to raise the reading speed.
  • the data flash memory cell stores data which are to be rewritten frequently.
  • the data flash memory cell is therefore a memory cell which gives preference to prevention of deterioration of retention properties caused by repetition of rewriting over the reading speed of data.
  • the memory transistor memory portion
  • the select transistor select portion
  • a semiconductor substrate 10 S made of a silicon single crystal having a p type impurity such as boron (B) introduced therein is prepared.
  • the semiconductor substrate 10 S thus prepared is in the form of a silicon wafer having a substantially disc shape.
  • An element isolation region for isolating a low-breakdown-voltage MISFET forming region from a high-breakdown-voltage MISFET forming region is formed in the semiconductor substrate 10 S.
  • This element isolation region is placed in order to avoid mutual interference of elements.
  • This element isolation region can be formed using, for example, LOCOS (local oxidation of silicon) method or STI (shallow trench isolation) method.
  • LOCOS local oxidation of silicon
  • STI shallow trench isolation
  • an element isolation trench is formed in the semiconductor substrate 10 S by using photolithography and etching.
  • a silicon oxide film is deposited over the semiconductor substrate 10 S to fill it the element isolation trench.
  • CMP chemical mechanical polishing
  • an unnecessary portion of the silicon oxide film formed over the semiconductor substrate 10 S is removed.
  • the silicon oxide film is filled only in the element isolation trench.
  • FIG. 10 illustrates a memory cell forming region but does not include the element isolation region.
  • An impurity is then introduced into an active region isolated by the element isolation regions to form a p well 11 .
  • the p well 11 is formed by introducing a p type impurity such as boron into the semiconductor substrate 10 S by ion implantation.
  • Semiconductor regions (not illustrated) for forming a channel of a select transistor are formed in the surface region of the p well 11 .
  • the semiconductor regions for forming a channel are formed in order to control a threshold voltage forming the channel.
  • a gate insulating film 12 is deposited over the semiconductor substrate 10 S.
  • the gate insulating film 12 is made of, for example, a silicon oxide film and can be formed using, for example, thermal oxidation.
  • the gate insulating film 12 is however not limited to a silicon oxide film, but various films can be employed instead.
  • the gate insulating film 12 may be made of a silicon oxynitride (SiON) film. This means that nitrogen may be segregated to the interface between the gate insulating film 12 and the semiconductor substrate 10 S.
  • the silicon oxynitride film is highly effective for preventing generation of an interface level in the film or reducing an electron trap compared with the silicon oxide film.
  • the gate insulating film 12 made of the silicon oxynitride film can therefore have improved hot carrier resistance and improved insulation resistance.
  • the silicon oxynitride film does not permit easy penetration of an impurity therethrough compared with the silicon oxide film so that use of the silicon oxynitride film as the gate insulating film 12 enables prevention of variations in a threshold voltage due to diffusion of the impurity in a gate electrode to the side of the semiconductor substrate 10 S.
  • the silicon oxynitride film may be deposited over the semiconductor substrate 10 S by heat treating it in a nitrogen-containing atmosphere such as NO, NO 2 or NH 3 atmosphere.
  • a similar effect is available by, after formation of the gate insulating film 12 made of a silicon oxide film over the surface of the semiconductor substrate 10 S, heat treating the semiconductor substrate 10 S in a nitrogen-containing atmosphere to segregate nitrogen to the interface between the gate insulating film 12 and the semiconductor substrate 10 S.
  • the gate insulating film 12 may be formed, for example, from a high dielectric constant film having a higher dielectric constant than that of a silicon oxide film.
  • a silicon oxide film has conventionally been employed as the gate insulating film 12 from the viewpoint that it has high insulation resistance and is excellent in electrical/physical stability on a silicon/silicon oxide interface. With elements becoming finer, the gate insulating film 12 has been required to be ultrathin. Use of such a thin silicon oxide film as the gate insulating film 12 undesirably generates a so-called tunneling current, that is, flow of electrons running through the channel of MISFET to a gate electrode while tunneling a barrier formed by the silicon oxide film.
  • a high dielectric constant film using a material having a higher dielectric constant than that of a silicon oxide film, thereby increasing its physical thickness even their capacity is equal has come to be used.
  • the physical thickness can be raised even if the capacity is equal. As a result, a leakage current can be reduced.
  • hafnium oxide As the high dielectric constant film, a film of hafnium oxide (HfO 2 ) which is one of hafnium oxides is, for example, used.
  • hafnium oxide film instead of the hafnium oxide film, another hafnium insulating film such as hafnium aluminate film HfON film (hafnium oxynitride film), HfSiO film (hafnium silicate film), HfSiON film (hafnium silicon oxynitride film) or HfAlO film is also usable.
  • a hafnium insulating film obtained by introducing therein an oxide such as tantalum oxide, niobium oxide, titanium oxide, zirconium oxide, lanthanum oxide or yttrium oxide is also usable. Since the hafnium insulating film has, as well as a hafnium oxide film, a higher dielectric constant than a silicon oxide film or a silicon oxynitride film so that it can produce a similar effect to that available by a hafnium oxide film.
  • a polysilicon film 13 is then deposited over the gate insulating film 12 .
  • the polysilicon film 13 can be formed using, for example, by CVD.
  • An n type impurity such as phosphorus or arsenic is then introduced into the polysilicon film 13 by photolithography and ion implantation.
  • the polysilicon film 13 is etched with a patterned resist film as a mask to form a control gate electrode 14 a in a code flash memory cell forming region and a control gate electrode 14 b in a data flash memory cell forming region.
  • the control gate electrode 14 a is a gate electrode of a select transistor of the code flash memory cell
  • the control gate electrode 14 b is a gate electrode of a select transistor of the data flash memory cell.
  • control gate electrode 14 a or 14 b Into the polysilicon film 13 of the control gate electrodes 14 a and 14 b , an n type impurity has been introduced.
  • a work function of the control gate electrode 14 a or 14 b can therefore be approximated to that (4.15 eV) of the conduction band of silicon, making it possible to reduce the threshold voltage of the select transistor which is an n channel MISFET.
  • an n type impurity such as phosphorus or arsenic is introduced in alignment with the control gate electrode 14 a and control gate electrode 14 b by using photolithography and ion implantation. This step is performed to control the threshold value of a memory transistor to be formed over the side surface of the control gate electrode 14 a and 14 b as will be described later.
  • a film stack is then formed over the semiconductor substrate 10 S while covering the control gate electrode 14 a and 14 b therewith.
  • the film stack is made of, for example, a silicon oxide film 15 , a silicon nitride film 16 deposited on the silicon oxide film 15 , and a silicon oxide film 17 deposited on the silicon nitride film 16 (ONO film).
  • the silicon nitride film 16 will be a charge storage film of a memory transistor.
  • the silicon nitride film 16 is used as the charge storage film, but another insulating film having trap levels may be used as the charge storage film.
  • an aluminum oxide film (alumina film) may be used as the charge storage film.
  • a polysilicon film 18 is then deposited over the film stack.
  • the polysilicon film 18 is then anisotropically etched to leave the polysilicon film 19 over the side surfaces on both sides of each of the control gate electrodes 14 a and 14 b .
  • the polysilicon film 19 remains over the side surfaces on both sides of the control gate electrode 14 a in the code flash memory cell forming region, while the polysilicon film 19 remains over the side surfaces on both sides of the control gate electrode 14 b in the data flash memory cell forming region.
  • the resist film 20 is patterned by exposure/development. This patterning is performed so as to completely cover the data flash memory cell forming region while opening a portion of the code flash memory cell forming region. Described specifically, this patterning is performed to expose the polysilicon film 19 formed over the side surface on one side of the control gate electrode 14 a in the code flash memory cell forming region. For example, in FIG. 16 , the polysilicon film 19 formed over the side surface on the left side of the control gate electrode 14 a formed in the code flash memory cell forming region is exposed.
  • the polysilicon film 19 exposed over the side surface on the left side of the control gate electrode 14 a is then removed by etching with the patterned resist film 20 as a mask.
  • the polysilicon film 19 formed over the side surface on the right side of the control gate electrode 14 a and the polysilicon film 19 formed over the side surfaces on both sides of the control gate electrode 14 b are not removed because they are covered with the resist film 20 .
  • the patterned resist film 20 is then removed.
  • the exposed ONO film is removed by etching.
  • a memory gate electrode 22 a having a sidewall shape is formed only over the side surface on the right side of the control gate electrode 14 a via the film stack (ONO film).
  • the silicon nitride film 16 forming the film stack (ONO film) becomes a charge storage film 21 a .
  • memory gate electrodes 22 b and 22 c are formed over the side surfaces on both sides of the control gate electrode 14 b via the film stack. For example, in FIG.
  • the memory gate electrode 22 b having a sidewall shape is formed over the side surface on the left side of the control gate electrode 14 b and the silicon nitride film 16 sandwiched between the memory gate electrode 22 b and control gate electrode 14 b becomes a charge storage film 21 b .
  • the memory gate electrode 22 c having a sidewall shape is formed over the side surface on the right side of the control gate electrode 14 b and the silicon nitride film 16 sandwiched between the memory gate electrode 22 c and the control gate electrode 14 b becomes a charge storage film 21 c.
  • shallow lightly-doped impurity diffusion regions 23 are then formed in alignment with the control gate electrode 14 a and memory gate electrode 22 a in the code flash memory cell forming region by using photolithography and ion implantation.
  • the shallow lightly-doped impurity diffusion regions 23 are n type semiconductor regions into which an n type impurity such as phosphorus or arsenic has been introduced.
  • shallow lightly-doped impurity diffusion regions 24 are formed in alignment with the control gate electrode 14 b and the memory gate electrodes 22 b and 22 c formed over the side surfaces on both sides of the control gate electrode 14 b in the data flash memory cell forming region.
  • These shallow lightly-doped impurity diffusion regions 24 are also n type semiconductor regions into which an n type impurity such as phosphorus or arsenic has been introduced.
  • a silicon oxide film is then deposited over the semiconductor substrate 10 S.
  • This silicon oxide film can be formed using, for example, CVD.
  • the silicon oxide film is then anisotropically etched to form a sidewall 25 .
  • the sidewall 25 is formed over the side surface on the left side of the control gate electrode 14 a and over the side surface on the right side of the memory gate electrode 22 a .
  • the sidewall 25 is formed over the side surface on the left side of the memory gate electrode 22 b and over the side surface on the right side of the memory gate electrode 22 c .
  • These sidewalls 25 are each made of a single-layer silicon oxide film.
  • the sidewalls 25 are not limited to it but may be made of a film stack of, for example, a silicon nitride film and a silicon oxide film.
  • deep heavily-doped impurity diffusion regions 26 are then formed in alignment with the sidewalls 25 in the code flash memory cell forming region by using photolithography and ion implantation. These deep heavily-doped impurity diffusion regions 26 are n type semiconductor regions into which an n type impurity such as phosphorus or arsenic has been introduced. From these deep heavily-doped impurity diffusion regions 26 and shallow lightly-doped impurity diffusion regions 23 , the source region and drain region of the code flash memory cell are formed. The source and drain regions made of shallow lightly-doped impurity diffusion regions 23 and deep heavily-doped impurity diffusion regions 26 can have an LDD (Lightly Doped Drain) structure.
  • LDD Lightly Doped Drain
  • deep heavily-doped impurity diffusion regions 27 are then formed in alignment with the sidewalls 25 in the data flash memory cell forming region by using photolithography and ion implantation. These deep heavily-doped impurity diffusion regions 27 are also n type semiconductor regions into which an n type impurity such as phosphorus or arsenic has been introduced. From these deep heavily-doped impurity diffusion regions 27 and shallow lightly-doped impurity diffusion regions 24 , the source region and drain region of the data flash memory cell are formed. The source and drain regions made of shallow lightly-doped impurity diffusion regions 24 and deep heavily-doped impurity diffusion regions 27 can have an LDD (Lightly Doped Drain) structure.
  • LDD Lightly Doped Drain
  • heat treatment is performed at approximately 1000° C. to activate the impurities introduced into these regions.
  • a cobalt film is deposited over the semiconductor substrate 10 S.
  • the cobalt film is deposited so as to be brought into direct contact with the exposed portions of the control gate electrodes 14 a and 14 b , and the memory gate electrodes 22 a , 22 b and 22 c .
  • the cobalt film is brought into direct contact with the deep heavily-doped impurity diffusion regions 26 and heavily-doped impurity diffusion regions 27 .
  • the cobalt film can be formed example by sputtering. After formation of the cobalt film, heat treatment is performed to cause reaction between the cobalt film and the polysilicon films 13 and 19 forming the control gate electrodes 14 a and 14 b and the memory gate electrodes 22 a to 22 c to form a cobalt silicide film 28 .
  • the control gate electrodes 14 a and 14 b , and the memory gate electrodes 22 a to 22 c have a stack structure of the polysilicon film 13 or 19 and the cobalt silicide film 28 .
  • This cobalt silicide film 28 is formed in order to reduce the resistance of the control gate electrodes 14 a and 14 b , and the memory gate electrodes 22 a to 22 c .
  • the cobalt silicide film 28 is formed on the surface of the heavily-doped impurity diffusion regions 26 and heavily-doped impurity diffusion regions 27 as a result of reaction between silicon and the cobalt film. This makes it possible to reduce the resistance also in these heavily-doped impurity diffusion regions 26 and heavily-doped impurity diffusion regions 27 .
  • the cobalt silicide film 28 formed in this Embodiment may be replaced, for example, by a nickel silicide film or a titanium silicide film.
  • the code flash memory cell is formed in the code flash memory cell forming region, while the data flash memory cell is formed in the data flash memory cell forming region.
  • the memory gate electrode 22 a is formed only over the side surface on one side of the control gate electrode 14 a in the code flash memory cell. This structure makes it possible to improve a reading speed compared with that of a structure in which a memory gate electrode is formed over the side surfaces on both sides of a control gate electrode.
  • an area occupied by the data flash memory cell is reduced by forming the memory gate electrodes 22 a and 22 b over the side surfaces on both sides of the control gate electrode 14 b .
  • the structure of the code flash memory cell is differentiated from the structure of the data flash memory cell so that it is possible to employ memory cell structures suited for their properties required of them, while reducing an area occupied by them.
  • a metallization step will next be described referring to FIG. 3 .
  • a silicon oxide film 29 which will be an interlayer insulating film is formed over the main surface of the semiconductor substrate 10 S.
  • This silicon oxide film 29 can be formed by CVD while using, for example, TEOS (tetraethyl orthosilicate) as a raw material.
  • the surface of the silicon oxide film 29 is then planarized, for example, by CMP (chemical mechanical polishing).
  • a contact hole 30 is then formed in the silicon oxide film 29 by photolithography and etching.
  • a titanium/titanium nitride film 31 a is then deposited over the silicon oxide film 29 including the bottom surface and inner wall of the contact hole 30 .
  • the titanium/titanium nitride film 31 a is a film stack of a titanium film and a titanium nitride film and can be formed, for example, using sputtering. This titanium/titanium nitride film 31 a can prevent diffusion of tungsten, which is a material to be filled in the later step, into silicon. In short, it has a so-called barrier property.
  • a tungsten film 31 b is then deposited all over the main surface of the semiconductor substrate 10 S so as to fill it in the contact hole 30 .
  • This tungsten film 31 b can be deposited, for example, by CVD.
  • An unnecessary portion of the titanium/titanium nitride film 31 a and tungsten film 31 b deposited over the silicon oxide film 29 are then removed, for example, by CMP to form a plug 32 .
  • a titanium/titanium nitride film 33 a , a copper-containing aluminum film 33 b , and titanium/titanium nitride film 33 c are deposited successively over the silicon oxide film 29 and plug 32 . These films can be formed using, for example, sputtering. These films are then patterned using photolithography and etching to form an interconnect 34 . Upper-level interconnects are also formed over the interconnect 34 , but description on it is omitted. The manufacture of the semiconductor device of this Embodiment 1 can be completed in such a manner.
  • Embodiment 2 an example of differentiating the structure of a code flash memory cell from that of a data flash memory cell as in Embodiment 1 and at the same time, differentiating a threshold voltage of a memory transistor of the code flash memory cell from that of a memory transistor of the data flash memory cell will be described.
  • the structure of the semiconductor device according to Embodiment 2 is similar to that of Embodiment 1 shown in FIG. 3 .
  • the code flash memory cell is a memory cell which gives preference to a high reading speed of data over prevention of deterioration of retention properties which occur by the repetition of rewriting.
  • the reading speed is raised by forming a memory transistor (memory portion) only on one side of a select transistor (select portion).
  • the data flash memory cell is on the other hand a memory cell which gives preference to prevention of deterioration of retention properties which occurs by repetition of rewriting over a high reading speed of data.
  • a memory transistor (memory portion) is formed on both sides of a select transistor (select portion). Such a structure enables to produce effects for reducing an area occupied by the code flash memory cell and data flash memory cell while employing memory cell structures suited for their properties required thereof.
  • Embodiment 2 A difference in the structure between Embodiment 2 and Embodiment 1 resides in that the threshold voltage of the memory transistor (memory portion) forming the code flash memory cell is different from the threshold voltage of the memory transistor (memory portion) forming the data flash memory cell. Described specifically, Embodiment 2 is characterized by that the threshold voltage of the memory transistor forming the data flash memory cell is lower than the threshold voltage of the memory transistor forming the code flash memory cell.
  • the data flash memory cell is a memory for storing data to be rewritten frequently and it gives preference to prevention of deterioration of retention properties over improvement of a reading speed. From the viewpoint of preventing deterioration of retention properties, it is desired to reduce the threshold voltage of the memory transistor. A reduction in the threshold voltage of the memory transistor leads to prevention of deterioration of retention properties of the data flash memory cell.
  • the memory transistor forming the data flash memory cell therefore has a reduced threshold voltage.
  • the memory transistor has desirably a reduced threshold voltage in order to prevent deterioration of retention properties.
  • a reduction in the threshold voltage of the memory transistor however has an adverse effect of reducing the reading speed. It is therefore impossible to excessively reduce the threshold voltage of the memory cell transistor in the code flash memory cell which gives preference to improvement of a reading speed.
  • the threshold voltage is reduced from the viewpoint of preventing further deterioration of retention properties of the data flash memory cell.
  • the threshold voltage is made higher than that of the data flash memory cell in order to improve the reading speed.
  • the threshold voltage of the memory cell transistor forming the code flash memory cell is differentiated from the threshold voltage of the memory transistor forming the data flash memory cell by changing the impurity concentration of a channel region just below the memory transistor (memory gate electrode). Described specifically, it is only necessary to increase the n type impurity concentration of the channel region just below the memory transistor (memory gate electrode) forming the data flash memory cell in order to make the threshold voltage of the memory transistor forming the data flash memory cell lower than the threshold voltage of the memory transistor forming the code flash memory cell.
  • a manufacturing method of the semiconductor device of Embodiment 2 will next be described. Principally, the manufacturing steps of the semiconductor device of Embodiment 2 are similar to the manufacturing steps of the semiconductor device of Embodiment 1 shown in FIGS. 10 to 22 . A difference resides in that a step illustrated in FIG. 23 is added after the step of FIG. 13 but before the step of FIG. 14 .
  • an n type impurity such as phosphorus or arsenic is introduced in alignment with the control gate electrodes 14 a and 14 b in the code flash memory cell forming region and the data flash memory cell forming region.
  • a patterned resist film 35 is then deposited over the semiconductor substrate 10 S.
  • the resist film 35 is patterned by opening the data flash memory cell forming region while completely covering the code flash memory cell forming region.
  • an n type impurity such as phosphorus or arsenic is introduced into the data flash memory cell forming region.
  • n type impurity is introduced into both sides of the control gate electrode 14 b . This makes it possible to increase the n type impurity concentration of a channel region just below the memory gate electrode which will be formed by a later step.
  • the threshold voltage of the memory transistor forming the data flash memory cell can be made lower than the threshold voltage of the memory transistor forming the code flash memory cell.
  • the structure is similar to that of Embodiment 1 except that the threshold voltage of the memory transistor forming the data flash memory cell is made lower than the threshold voltage of the memory transistor forming the code flash memory cell. Accordingly, the semiconductor device of Embodiment 2 can produce a similar advantage to that of Embodiment 1.
  • the present invention can be used widely in the manufacture industry of semiconductor devices.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Non-Volatile Memory (AREA)
  • Semiconductor Memories (AREA)
US12/132,609 2007-06-27 2008-06-03 Semiconductor device and a method of manufacturing the same Abandoned US20090001449A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US12/885,086 US8278169B2 (en) 2007-06-27 2010-09-17 Semiconductor device and a method of manufacturing the same

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2007-168915 2007-06-27
JP2007168915A JP2009010104A (ja) 2007-06-27 2007-06-27 半導体装置およびその製造方法

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US12/885,086 Division US8278169B2 (en) 2007-06-27 2010-09-17 Semiconductor device and a method of manufacturing the same

Publications (1)

Publication Number Publication Date
US20090001449A1 true US20090001449A1 (en) 2009-01-01

Family

ID=40159334

Family Applications (2)

Application Number Title Priority Date Filing Date
US12/132,609 Abandoned US20090001449A1 (en) 2007-06-27 2008-06-03 Semiconductor device and a method of manufacturing the same
US12/885,086 Expired - Fee Related US8278169B2 (en) 2007-06-27 2010-09-17 Semiconductor device and a method of manufacturing the same

Family Applications After (1)

Application Number Title Priority Date Filing Date
US12/885,086 Expired - Fee Related US8278169B2 (en) 2007-06-27 2010-09-17 Semiconductor device and a method of manufacturing the same

Country Status (2)

Country Link
US (2) US20090001449A1 (ja)
JP (1) JP2009010104A (ja)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100059810A1 (en) * 2008-09-08 2010-03-11 Renesas Technology Corp. Semiconductor device and a method of manufacturing the same
US20100144108A1 (en) * 2004-06-30 2010-06-10 Takeshi Sakai Method of manufacturing a nonvolatile semiconductor memory device, and a nonvolatile semiconductor memory device
US20100301404A1 (en) * 2009-06-02 2010-12-02 Renesas Electronics Corporation Semiconductor device and production method thereof
TWI494930B (zh) * 2012-05-03 2015-08-01 Macronix Int Co Ltd 記憶體裝置之數個操作
US20170318941A1 (en) * 2016-05-03 2017-11-09 Robert Vaughan Wearable pack
US20200027996A1 (en) * 2018-07-17 2020-01-23 Renesas Electronics Corporation Semiconductor device and a method of manufacturing the same
US20200212057A1 (en) * 2015-03-30 2020-07-02 Renesas Electronics Corporation Semiconductor device and manufacturing method thereof

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9412597B2 (en) * 2013-12-05 2016-08-09 Taiwan Semiconductor Manufacturing Co., Ltd. Flash memory semiconductor device and method thereof
JP5684414B2 (ja) * 2014-01-24 2015-03-11 ルネサスエレクトロニクス株式会社 半導体装置の製造方法
JP6450624B2 (ja) 2015-03-30 2019-01-09 ルネサスエレクトロニクス株式会社 半導体装置およびその製造方法

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030007384A1 (en) * 2001-07-09 2003-01-09 Mitsubishi Denki Kabushiki Kaisha Nonvolatile semiconductor memory device
US20040109342A1 (en) * 2002-12-04 2004-06-10 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device producible with incorporated memory switched from RAM to ROM
US6784057B2 (en) * 2001-02-02 2004-08-31 Renesas Technology Corp. Semiconductor device and nonvolatile semiconductor memory device comprising a plurality of semiconductor elements as well as process for the same
US20050029578A1 (en) * 2002-08-01 2005-02-10 Nec Electronics Corporation Non-volatile semiconductor memory device, method for manufacturing same and method for controlling same
US20050122764A1 (en) * 2003-09-22 2005-06-09 Daisaburo Takashima Semiconductor integrated circuit device
US20060050558A1 (en) * 2004-09-05 2006-03-09 Renesas Technology Corp. Semiconductor device and an integrated curcuit card

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH1131102A (ja) 1997-07-14 1999-02-02 Toshiba Corp データ記憶システム及び同システムに適用するアクセス制御方法
US20020061277A1 (en) * 2000-09-25 2002-05-23 Engelhard Corporation Non-pyrophoric water-gas shift reaction catalysts
JP4540899B2 (ja) * 2001-09-13 2010-09-08 パナソニック株式会社 半導体装置の製造方法
JP2003249575A (ja) * 2002-02-22 2003-09-05 Seiko Epson Corp 不揮発性記憶装置の製造方法
JP4647175B2 (ja) * 2002-04-18 2011-03-09 ルネサスエレクトロニクス株式会社 半導体集積回路装置
JP3664161B2 (ja) * 2002-10-30 2005-06-22 セイコーエプソン株式会社 半導体装置およびその製造方法
JP2004349349A (ja) * 2003-05-20 2004-12-09 Sharp Corp 半導体記憶装置及び携帯電子機器
JP2005197624A (ja) * 2004-01-09 2005-07-21 Genusion:Kk 不揮発性記憶装置
JP2006156626A (ja) * 2004-11-29 2006-06-15 Renesas Technology Corp 不揮発性半導体記憶装置およびその製造方法
JP2006260703A (ja) 2005-03-18 2006-09-28 Sharp Corp 不揮発性半導体記憶装置
JP2007005448A (ja) * 2005-06-22 2007-01-11 Nec Electronics Corp 不揮発性半導体記憶装置
TWI277204B (en) * 2005-06-27 2007-03-21 Powerchip Semiconductor Corp Non-volatile memory and manufacturing method and operating method thereof
JP2007087441A (ja) * 2005-09-20 2007-04-05 Matsushita Electric Ind Co Ltd 不揮発性半導体記憶装置
US8803217B2 (en) * 2007-03-13 2014-08-12 Freescale Semiconductor, Inc. Process of forming an electronic device including a control gate electrode, a semiconductor layer, and a select gate electrode

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6784057B2 (en) * 2001-02-02 2004-08-31 Renesas Technology Corp. Semiconductor device and nonvolatile semiconductor memory device comprising a plurality of semiconductor elements as well as process for the same
US20030007384A1 (en) * 2001-07-09 2003-01-09 Mitsubishi Denki Kabushiki Kaisha Nonvolatile semiconductor memory device
US6728133B2 (en) * 2001-07-09 2004-04-27 Renesas Technology Corp. Nonvolatile semiconductor memory device
US20050029578A1 (en) * 2002-08-01 2005-02-10 Nec Electronics Corporation Non-volatile semiconductor memory device, method for manufacturing same and method for controlling same
US20040109342A1 (en) * 2002-12-04 2004-06-10 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device producible with incorporated memory switched from RAM to ROM
US20050122764A1 (en) * 2003-09-22 2005-06-09 Daisaburo Takashima Semiconductor integrated circuit device
US20060050558A1 (en) * 2004-09-05 2006-03-09 Renesas Technology Corp. Semiconductor device and an integrated curcuit card

Cited By (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100144108A1 (en) * 2004-06-30 2010-06-10 Takeshi Sakai Method of manufacturing a nonvolatile semiconductor memory device, and a nonvolatile semiconductor memory device
US7863135B2 (en) * 2004-06-30 2011-01-04 Renesas Electronics Corporation Method of manufacturing a nonvolatile semiconductor memory device, and a nonvolatile semiconductor memory device
US20110024820A1 (en) * 2004-06-30 2011-02-03 Takeshi Sakai Method of manufacturing a nonvolatile semiconductor memory device, and a nonvolatile semiconductor memory device
US8390048B2 (en) * 2004-06-30 2013-03-05 Renesas Electronics Corporation Method of manufacturing a nonvolatile semiconductor memory device, and a nonvolatile semiconductor memory device
US20100059810A1 (en) * 2008-09-08 2010-03-11 Renesas Technology Corp. Semiconductor device and a method of manufacturing the same
US8461642B2 (en) * 2008-09-08 2013-06-11 Renesas Electronics Corporation Semiconductor device having a nonvolatile memory cell with field effect transistors
US8450790B2 (en) * 2009-06-02 2013-05-28 Renesas Electronics Corporation Semiconductor device and production method thereof
US20100301404A1 (en) * 2009-06-02 2010-12-02 Renesas Electronics Corporation Semiconductor device and production method thereof
US8592275B2 (en) 2009-06-02 2013-11-26 Renesas Electronics Corporation Semiconductor device and production method thereof
TWI494930B (zh) * 2012-05-03 2015-08-01 Macronix Int Co Ltd 記憶體裝置之數個操作
US20200212057A1 (en) * 2015-03-30 2020-07-02 Renesas Electronics Corporation Semiconductor device and manufacturing method thereof
US10991709B2 (en) * 2015-03-30 2021-04-27 Renesas Electronics Corporation Semiconductor device and manufacturing method thereof
US20170318941A1 (en) * 2016-05-03 2017-11-09 Robert Vaughan Wearable pack
US20200027996A1 (en) * 2018-07-17 2020-01-23 Renesas Electronics Corporation Semiconductor device and a method of manufacturing the same
US11094833B2 (en) * 2018-07-17 2021-08-17 Renesas Electronics Corporation Semiconductor device including memory using hafnium and a method of manufacturing the same

Also Published As

Publication number Publication date
US8278169B2 (en) 2012-10-02
US20110008943A1 (en) 2011-01-13
JP2009010104A (ja) 2009-01-15

Similar Documents

Publication Publication Date Title
US8278169B2 (en) Semiconductor device and a method of manufacturing the same
US9755012B2 (en) Semiconductor device and a method of manufacturing the same
US8076192B2 (en) Method of manufacturing a semiconductor device
US20100301404A1 (en) Semiconductor device and production method thereof
US8305802B2 (en) Semiconductor device and method of manufacturing the same
US20160064507A1 (en) Semiconductor device and method of manufacturing same
US10991709B2 (en) Semiconductor device and manufacturing method thereof
JP2004343014A (ja) 半導体記憶装置、半導体装置、及びそれらの製造方法、並びに携帯電子機器、並びにｉｃカード
JP2010040797A (ja) 半導体装置およびその製造方法
US9214350B2 (en) Semiconductor device having a capacitive element
US10032667B2 (en) Semiconductor device and manufacturing method thereof
JP2010108976A (ja) 半導体装置およびその製造方法
US10002768B2 (en) Semiconductor device and manufacturing method thereof
JP2009010281A (ja) 半導体装置およびその製造方法
JP2010258091A (ja) 半導体装置およびその製造方法

Legal Events

Date Code Title Description
AS Assignment

Owner name: RENESAS TECHNOLOGY CORP., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:TOBA, KOICHI;ISHII, YASUSHI;KAWASHIMA, YOSHIYUKI;AND OTHERS;REEL/FRAME:021051/0877

Effective date: 20080325

AS Assignment

Owner name: RENESAS ELECTRONICS CORPORATION, JAPAN

Free format text: CHANGE OF NAME;ASSIGNOR:NEC ELECTRONICS CORPORATION;REEL/FRAME:024864/0635

Effective date: 20100401

Owner name: NEC ELECTRONICS CORPORATION, JAPAN

Free format text: MERGER;ASSIGNOR:RENESAS TECHNOLOGY CORP.;REEL/FRAME:024879/0190

Effective date: 20100401

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION