US20070029573A1 - Vertical-channel junction field-effect transistors having buried gates and methods of making - Google Patents

Vertical-channel junction field-effect transistors having buried gates and methods of making Download PDF

Info

Publication number
US20070029573A1
US20070029573A1 US11/198,298 US19829805A US2007029573A1 US 20070029573 A1 US20070029573 A1 US 20070029573A1 US 19829805 A US19829805 A US 19829805A US 2007029573 A1 US2007029573 A1 US 2007029573A1
Authority
US
United States
Prior art keywords
layer
gate
conductivity type
semiconductor material
channel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/198,298
Other languages
English (en)
Inventor
Lin Cheng
Michael Mazzola
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mississippi State University
Power Integrations Inc
Original Assignee
Mississippi State University
Semisouth Laboratories Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mississippi State University, Semisouth Laboratories Inc filed Critical Mississippi State University
Priority to US11/198,298 priority Critical patent/US20070029573A1/en
Priority to EP11189795.5A priority patent/EP2442365A3/de
Priority to EP05858324A priority patent/EP1913640A4/de
Priority to JP2008525974A priority patent/JP2009505394A/ja
Priority to PCT/US2005/041438 priority patent/WO2007018578A2/en
Priority to CN2005800516635A priority patent/CN101416319B/zh
Priority to AU2005335231A priority patent/AU2005335231B2/en
Priority to NZ565719A priority patent/NZ565719A/en
Priority to CA002618979A priority patent/CA2618979A1/en
Priority to KR1020087005536A priority patent/KR20080038206A/ko
Priority to CN2011100439354A priority patent/CN102136501A/zh
Assigned to AIR FORCE, UNITED STATES OF AMERICA, THE, AS REPRESENTED BY THE SECRETARY reassignment AIR FORCE, UNITED STATES OF AMERICA, THE, AS REPRESENTED BY THE SECRETARY CONFIRMATORY LICENSE (SEE DOCUMENT FOR DETAILS). Assignors: MISSISSIPPI STATE UNIVERSITY
Assigned to MISSISSIPPI STATE UNIVERSITY reassignment MISSISSIPPI STATE UNIVERSITY ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: MAZZOLA, MICHAEL S.
Assigned to SEMISOUTH LABORATORIES, INC. reassignment SEMISOUTH LABORATORIES, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHENG, LIN
Publication of US20070029573A1 publication Critical patent/US20070029573A1/en
Priority to US11/935,442 priority patent/US7638379B2/en
Assigned to MISSISSIPPI STATE UNIVERSITY reassignment MISSISSIPPI STATE UNIVERSITY CORRECTIVE ASSIGNMENT TO CORRECT THE STREET NAME AND RE-RECORD ASSIGNMENT PREVIOUSLY RECORDED ON REEL 017513 FRAME 0795. ASSIGNOR(S) HEREBY CONFIRMS THE CORRECTION OF THE STREET NAME ON THE COVER SHEET FROM 403 BOST, EXECUTION DRIVE TO 403 BOST, EXTENSION DRIVE. Assignors: MAZZOLA, MICHAEL S
Assigned to BLUECREST VENTURE FINANCE MASTER FUND LIMITED reassignment BLUECREST VENTURE FINANCE MASTER FUND LIMITED SECURITY AGREEMENT Assignors: SEMISOUTH LABORATORIES, INC.
Assigned to SEMISOUTH LABORATORIES, INC. reassignment SEMISOUTH LABORATORIES, INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: BLUECREST VENTURE FINANCE MASTER FUND LIMITED
Assigned to SS SC IP, LLC reassignment SS SC IP, LLC ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SEMISOUTH LABORATORIES, INC.
Assigned to POWER INTEGRATIONS, INC. reassignment POWER INTEGRATIONS, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SS SC IP, LLC
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66893—Unipolar field-effect transistors with a PN junction gate, i.e. JFET
    • H01L29/66901—Unipolar field-effect transistors with a PN junction gate, i.e. JFET with a PN homojunction gate
    • H01L29/66909—Vertical transistors, e.g. tecnetrons
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
    • H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
    • H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
    • H01L29/0619—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE] with a supplementary region doped oppositely to or in rectifying contact with the semiconductor containing or contacting region, e.g. guard rings with PN or Schottky junction
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1066—Gate region of field-effect devices with PN junction gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/80—Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier
    • H01L29/808—Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier with a PN junction gate, e.g. PN homojunction gate
    • H01L29/8083—Vertical transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
    • H01L29/1608—Silicon carbide

Definitions

  • the present application relates, in general, to semiconductor devices and, more particularly, to vertical-channel junction field effect transistors (VJFETs) having buried gates and to methods of making these devices.
  • VJFETs vertical-channel junction field effect transistors
  • SiC Silicon Carbide
  • SiC power switches are logical candidates for these applications due to their excellent material physical properties such as wide energy band-gap, high breakdown field strength, highly saturated electron drift velocity and high thermal conductivity compared to the conventional silicon counter part.
  • SiC power devices can operate with lower specific on-resistance than conventional silicon power devices [1].
  • JFETs in SiC are especially attractive for high power applications thanks to the inherent stability of their p-n junction gate, which is free from gate oxidation problems concerning channel mobility in MOS structure and high-temperature reliability issues in MESFETs having metal-semiconductor Schottky barrier.
  • SiC JFETs Because of the fundamental differences in material properties and processing technologies, traditional Si or GaAs microelectronics technologies in JFETs can not be easily transferred to SiC. A number of reports of SiC JFETs have appeared in the last decade (e.g., [2-4]). An example of a vertical channel JFET employing a recessed gate structure can be found in U.S. Pat. No. 4,587,712 [5]. An example of a lateral JFET formed in SiC can be found in U.S. Pat. No. 5,264,713 [2]. Enhanced-mode JFET for digital ICs with resistive load has been reported in 2000 [6].
  • JFET-based ICs can also be implemented in either complementary n-type and p-type channels as disclosed in U.S. Pat. No. 6,503,782 [7] or enhanced-depletion (n-type channels) forms.
  • SiC JFETs have proven to be radiation tolerant while demonstrating minimal threshold voltage shift over a wide temperature range [8, 9].
  • the VJFET (i.e., a JFET with a vertical channel structure) can be fabricated smaller than a JFET with a lateral channel structure, which leads to lower cost in volume manufacturing of discrete transistors, and can also increase the packing density in large scale integrated circuits.
  • ion implantation is often used to form the P + gate region [8-10]. It can be difficult, however, to precisely control the channel length by ion implantation because of a combination of uncertainties on actual depth profile of implantation tail, defect density, redistribution of implanted ions after thermal annealing, and ionization percentage of dopant atoms and point defects under different bias and/or temperature stress.
  • a semiconductor device which comprises:
  • a substrate layer comprising a semiconductor material of a first conductivity type
  • drift layer on the substrate layer, the drift layer comprising a semiconductor material of the first conductivity type
  • the gate region comprises a semiconductor material of a second conductivity type different than the first conductivity type
  • the drift layer of the device can be on a buffer layer comprising a semiconductor material of the first conductivity type wherein the buffer layer is on the semiconductor substrate.
  • the semiconductor material of the substrate layer, the drift layer, the gate regions and the channel layer can be silicon carbide.
  • the semiconductor material of the first conductivity type can be an n-type semiconductor material and the semiconductor material of the second conductivity type can be a p-type semiconductor material.
  • a method of making a semiconductor device which comprises:
  • the channel layer can be deposited by epitaxial growth on exposed portions of the gate and drift layers.
  • the source layer can be deposited by epitaxial growth on the channel layer or implanted in the channel layer.
  • FIG. 1A is a schematic 2-dimensional illustration of a multi-finger vertical trench JFET with an epitaxially regrown or selectively implanted source region and passivated guard rings.
  • FIG. 1B is a schematic 2-dimensional illustration of a multi-finger vertical trench JFET with epitaxially regrown or selectively implanted source region and buried guard rings.
  • FIG. 2 is a schematic diagram of a substrate with epitaxially grown N + buffer, N-type drift, and P + gate layers that can be used in the manufacture of a vertical trench JFET.
  • FIG. 3 is a schematic diagram of trenched P + gate and guard ring regions formed on top of an N-type drift layer.
  • FIG. 4 is a schematic diagram of the P + gate and guard ring regions of the structure shown in FIG. 3 trench-filled and planarized with N-type channel layer.
  • FIG. 5A is a schematic diagram of the N + source region homoepitaxially regrown on top of the N-type channel layer of the structure shown in FIG. 4 .
  • FIG. 5B is a schematic diagram of the N + source region selectively implanted in the N-type channel layer of the structure shown in FIG. 4 .
  • FIG. 6A is a schematic diagram of the N-type channel and source regions being patterned and etched back to expose the P + gate pads and guard ring with epitaxially regrown N-type source regions.
  • FIG. 6B a schematic diagram of the N-type channel and source regions being patterned and etched back to expose the P + gate pads and guard ring with selectively implanted N-type source regions.
  • FIG. 6C is a schematic diagram of the N-type channel and source regions being patterned and etched back to expose P + gate pads with buried guard ring and epitaxially regrown N-type source regions.
  • FIG. 6D is a schematic diagram of the N-type channel and source regions being patterned and etched back to expose P + gate pads with buried guard ring and selectively implanted N-type source regions.
  • FIG. 7A is a schematic diagram of the dielectric layer(s) being blanket deposited everywhere for both electrical isolation and passivation on top of the epitaxially regrown source and the exposed P + gate pads and guard ring regions
  • FIG. 7B is a schematic diagram of the dielectric layer(s) being blanket deposited everywhere for both electrical isolation and passivation on top of the selectively implanted source and the buried guard ring regions.
  • FIG. 8A is a schematic diagram of the dielectric layer(s) being patterned and etched back to open the metal contact windows on top of the gate and epitaxially regrown source regions.
  • FIG. 8B is a schematic diagram of the dielectric layer(s) being patterned and etched back to open the metal contact windows on top of the gate and selectively implanted source regions.
  • FIG. 9A is a schematic diagram of the metals being deposited to form electrically conducting contacts to gate, drain, and epitaxially regrown source regions.
  • FIG. 9B is a schematic diagram of the metals being deposited to form electrically conducting contacts to gate, drain, and selectively implanted source regions.
  • FIG. 10A is a Scanning Electron Micrograph (SEM) of a buried-gate VJFET with self-planarizing epitaxially regrown channel and source regions.
  • FIG. 10B is a magnified SEM image of a buried-gate VJFET with epitaxially regrown self-planarizing channel and source.
  • FIG. 11A is a graph showing drain I-V characteristics at zero gate bias for an in-house fabricated VJFET in SiC having homoepitaxially grown drift, buried gate, planarized channel and source regions with 0.5 mm active area.
  • FIG. 11B is a switching waveform measured at room temperature for an in-house fabricated VJFET in SiC having homoepitaxially grown drift, buried gate, planarized channel and source regions with 0.5 mm active area.
  • FIG. 12 a photograph of a packaged VJFET in SiC according to one embodiment.
  • An object of the present invention is to provide a vertical-channel Junction Field-Effect Transistor (JFET) with all epitaxially grown drift, buried gate, passivated or buried guard rings, planarized channel with either epitaxially grown or implanted source regions in SiC, that can be made electrically isolated from the other devices fabricated on the same die, and that can be implemented in such a way that the devices fabricated on the same die may have different threshold voltages.
  • JFET vertical-channel Junction Field-Effect Transistor
  • a further object of the invention is to provide the concept and an example of planarization of trenched p-gate by homo-epitaxial over-growth of channel and source regions on a silicon carbide patterned substrate.
  • a further object of the invention is to provide the concept and an example of planarization of trenched p-gate by homo-epitaxial over-growth of only the channel region with the source region formed by implantation on a silicon carbide patterned substrate.
  • a further object of the invention is to provide a method of the fabrication of the above devices.
  • the present application relates generally to a Junction Field-Effect Transistor (JFET) with vertical channel.
  • JFET Junction Field-Effect Transistor
  • the present application relates to such transistors formed in silicon carbide (SiC).
  • the present device is built on a silicon carbide substrate, which can be electrically either p-type or n-type with same type buffer layer.
  • the device comprises epitaxially grown n-type drift and p-type trenched gate regions, and epitaxially regrown n-type planarized channel and source layers either epitaxially regrown or implanted.
  • the device structure is defined using conventional photolithography and plasma dry-etch.
  • the Ohmic contacts to the source and gate regions are formed on top of the wafer while the Ohmic contact to the drain region is formed on the backside of the wafer.
  • the proposed JFET may have different threshold voltages, and can be implemented for both depletion and enhanced modes of operation for the same channel doping.
  • the proposed devices with different threshold voltages can be used for both digital and analog integrated circuits.
  • the devices described above can be used in monolithic microwave integrated circuits (MMICs).
  • the devices described above can be fabricated monolithically with power rectifiers on the same wafer or die for use in power switching circuits.
  • a P + layer can be epitaxially grown on top of an n-type drift region, followed by etching down to the drift region to form a patterned P + layer.
  • P + gate fingers, gate pads for external contacts, and P + guard rings for edge termination can be formed.
  • the n-type channel and n + source regions can then be over-grown on the structured P + gate and guard ring regions.
  • only an n-type channel may be grown followed by selective implantation of impurity atoms that produce n-type doping to form the source region.
  • VJFET devices having an epitaxially grown p-type gate VJFET as described above have certain advantages over VJFET devices having an implanted gate. These advantages include the following:
  • the channel and source regions can be over-grown on the trenched gate and guard ring regions.
  • the gate trenches can be filled with lightly doped n-type SiC serving as the channel.
  • the source-channel interface can be separated from the top of the gate fingers. Also the thickness of the source region should be larger than the penetration depth of metal-silicide into the source region during metal ohmic-contact formation.
  • a substantially planar channel layer can be formed by employing the proper combination of factors. These factors include the crystallographic orientations of the trench sidewall, bottom, and top and the C/Si ratio on the epitaxy growth rates on the trench sidewall.
  • An MOS transistor designated an epi-channel (EC)-FET with a thin n-type epilayer over-grown on the p-body trench sidewall has been disclosed [12].
  • the present inventors have discovered that by optimizing trench orientation, planarized n-type channel and source regions can be homoepitaxially over-grown on trenched SiC substrates free of key-holes (i.e., free of voids or inclusions in the single-crystal epitaxial material).
  • SiC power transistor having a buried p+ gate was disclosed (English Translation of Press Release dated Mar. 28, 2005 entitled “Top Performance of SiC Power Transistor Designed for Inverters”, National Institute of Advanced Industrial Science and Technology).
  • the device described in this publication includes a source region formed by ion implantation and a heat treatment (i.e., annealing) at 1600° C. These additional process steps increase both the cost of manufacturing the device and the time required to manufacture the device.
  • the device described herein having epitaxially grown source, channel, gate and drift layers can be made at a lower cost and can exhibit improved device performance.
  • the devices described herein can be implemented in silicon carbide (SiC). Silicon carbide crystallizes in more than 200 different poly-types. The most important are: 3C—SiC (cubic unit cell, zincblende); 2H—SiC; 4H—SiC; 6H—SiC (hexagonal unit cell, wurtzile); 15R—SiC (rhombohedral unit cell).
  • 3C—SiC cubic unit cell, zincblende
  • 2H—SiC 4H—SiC
  • 6H—SiC hexagonal unit cell, wurtzile
  • 15R—SiC rhombohedral unit cell
  • the 4H-poly-type is more attractive for power devices thanks to its higher electron mobility.
  • the 4H—SiC is preferred, the devices and integrated circuits described herein can be made of other poly-types of silicon carbide.
  • FIGS. 1A and 1B An example schematic 2-dimensional view is shown of a semiconductor device referred to as Vertical-Channel Junction Field-Effect Transistor (VJFET) is shown in FIGS. 1A and 1B .
  • the device shown in FIGS. 1A and 1B is built on a silicon carbide substrate, which can be either p-type or n-type with a buffer layer of the same type.
  • the device shown in FIGS. 1A and 1B comprises epitaxially grown n-type drift and p-type trenched gate regions, and epitaxially regrown n-type channel layers with epitaxially regrown or selectively implanted source region on top of the trenched p-gate.
  • the device structure can be defined using conventional photolithography and plasma dry-etch.
  • the ohmic contacts to the source and gate regions are formed on top of the wafer while the ohmic contact to the drain region is formed on backside of the wafer.
  • the guard ring region can be either exposed to the passivation dielectric layer as shown in FIG. 1A or buried into lightly doped N-type channel layer as shown in FIG. 1B .
  • a schematic diagram shows a starting N + substrate having an epitaxially grown N + buffer layer, an N-type drift layer, and a P + layer is shown in FIG. 2 .
  • a high-quality, heavily doped, thin N + buffer layer with minimum defect density serves as a good stop of electrical field at the interface of the N-type drift layer and the N + buffer layer.
  • the lightly doped N-type drift region provides the blocking capability, while the heavily doped P + epi-layer can be used to form p-type gate and guard ring regions.
  • the P + epi-layer of the structure shown in FIG. 2 can be patterned as illustrated in FIG. 3 .
  • Patterning can be performed using a mask (e.g., photo-resist, lifted-off metal, oxides, or any other known masking material) then etched down to the n-type drift regions to simultaneously form P + gate fingers and trenches for channel modulation, P + gate pads for metal contact, and P + guard rings for edge termination of electrical field.
  • a mask e.g., photo-resist, lifted-off metal, oxides, or any other known masking material
  • the trenched P + epi-layer of the structure shown in FIG. 3 can then be filled and planarized with homoepitaxial N-type channel layer, followed by a formation of N + source layer either homoepitaxially regrown or implanted as shown in FIG. 4 .
  • Self-planarizing regrowth can be conducted using optimal crystallographic and trench orientations with respect to the direction of the off-cut from the crystallographic basal plane (for example, [0001]) and the major flat of the substrate. The same is true for 4H—SiC cut 8° or 4° off of [0001] towards the ⁇ 112-0> direction and 6H—SiC cut 3.5° off of [0001] towards the ⁇ 112-0> direction.
  • the orthogonal orientation of the off-cut with respect to the major flat works equally well.
  • the SiC layers can be formed by doping the layers with donor or acceptor materials using known techniques.
  • exemplary donor materials include nitrogen and phosphorus. Nitrogen is a preferred donor material.
  • exemplary acceptor materials for doping SiC include boron and aluminum. Aluminum is a preferred acceptor material.
  • the above materials are merely exemplary, however, and any acceptor and donor materials which can be doped into silicon carbide can be used.
  • the doping levels and thicknesses of the various layers of the Vertical-Channel JFET described herein can be varied to produce a device having desired characteristics for a particular application. Similarly, the dimensions of the various features of the device can also be varied to produce a device having desired characteristics for a particular application.
  • the N + source region of the structure shown in FIG. 4 can be homoepitaxially regrown on top of the N-type channel layer as shown in FIG. 5A .
  • the N + source region of the structure shown in FIG. 4 can also be selectively implanted in the N-type channel layer as shown in FIG. 5B .
  • the N-type channel having the epitaxially regrown N + source region can be patterned and etched down to both P + gate and guard ring regions as shown in FIG. 6A .
  • the N-type channel having the epitaxially regrown N + source region can be patterned and etched down to only to P + gate pad regions as shown in FIG. 6C .
  • the P + gate trenches and fingers as shown in FIG. 6A or the P + gate trenches, fingers and guard rings as shown in FIG. 6C can be buried into the N-type channel region under the N + source region. If N-type channel layer remains on top of the P + guard rings, the epitaxially regrown N + source region needs to be completely removed from the top of the P + guard ring region by plasma dry-etch or other suitable methods.
  • the N-type channel with the selectively implanted N + source region is patterned and etched down to both P + gate and guard ring regions as shown in FIG. 6B or only to P + gate pad regions as shown in FIG. 6D .
  • the P + gate trenches and fingers as shown in FIG. 6B or the P + gate trenches, fingers and guard rings as shown in FIG. 6D can be buried into the N-type channel region under the N + source region.
  • a dielectric layer or stack for electrical isolation between source and gate metal contacts and electrical field passivation outside the source and gate metal contact and top of the guard ring or the buried guard ring regions can then be grown and/or deposited anywhere on the wafer as shown in FIGS. 7A and 7B .
  • the source region can be either epitaxially regrown on top of the N-type channel region as shown in FIG. 7A or selectively implanted into the N-type channel region as shown in FIG. 7B .
  • the P + guard ring region can be either exposed to the dielectric layer or stack as shown in FIG. 7A or buried into the N-type channel region as shown in FIG. 7B .
  • the interface properties between n-type and p-type SiC and the dielectric layer/stack needs to be considered for minimum number of interface charges.
  • the dielectric layer or stack can then be patterned and etched down to P + gate pad and N + source regions to open the ohmic contact windows as shown in FIGS. 8A and 8B .
  • This can be accomplished using a self-aligned process for ohmic contact formation. To do so, the dielectric layer or stack needs to be un-reactive to the metal(s) for electrical Ohmic contacts.
  • the thin dielectric layer or stack may not be necessary to leave on the sidewall when a lift-off process is used to pattern the source and gate contact metal(s).
  • the source region can be either epitaxially regrown on top of the N-type channel region as shown in FIG. 8A or selectively implanted into the N-type channel region as shown in FIG. 8B .
  • the P + guard ring region can be either exposed to the dielectric layer or stack as shown in FIG. 8A or buried into the N-type channel region as shown in FIG. 8B .
  • a metal layer/stack can then be deposited on top of the source mesa and gate pad regions as well as on the backside of the wafer, followed by a high-temperature anneal to form ohmic contacts to the source, gate, and drain regions.
  • the un-reacted metal can then be etched off.
  • a conducting metal layer or stack is finally patterned on the source and gate pad regions and deposited on the wafer backside (i.e., the drain region) for electrical connections.
  • the source region can be either epitaxially regrown on top of the N-type channel region as shown in FIG. 9A or selectively implanted into the N-type channel region as shown in FIG. 9B .
  • the P + guard ring region can be either exposed to the dielectric layer or stack as shown in FIG. 9A or buried into the N-type channel region as shown in FIG. 9B .
  • the devices described herein can be fabricated on the same die and can be implemented for both enhancement and depletion modes of operation by choosing proper widths of the vertical channel.
  • the presented devices can be monolithically fabricated with a rectifying diode on the same die by adding an additional patterning step to open a window for metal contact on the N-type drift layer.
  • a VJFET with a P channel can be fabricated.
  • VJFETs fabricated on the same die may have different widths of the vertical channels (i.e., widths of “source fingers”) that would result in different threshold voltages.
  • the possibility to define threshold voltage of the device by layout design provides an additional flexibility for the design of monolithic integrated circuits. For example, having multiple threshold voltages on the same chip enables more flexibility and higher integrity for RF designs. Such flexibility is very difficult to achieve, for example, in the case of devices with a lateral channel such as MOSFETs or lateral JFETs.
  • FIG. 10A A VJFET with self-planarizing epitaxially regrown channel and source layer is shown in cross-section in FIG. 10A .
  • the regrowth occurs in trenches formed by etching through a P + epi layer.
  • the resulting P + gate fingers are clearly visible in FIG. 10A , as is the P + gate pad with a metal silicide covering.
  • the epitaxially grown n+ source layer 9 can be seen as the darker region separated from the P + gate fingers 4 by the lightly colored n-channel epitaxial layer 7 .
  • the epitaxially grown n+ source layer 9 is also shown to be covered by a metal silicide source contact 14 .
  • FIG. 12 A photograph of a packaged VJFET in SiC is shown in FIG. 12 .
  • Semiconductor devices as described herein can include edge termination structures such as guard rings, junction termination extensions (JTE), or other suitable p-n blocking structures.
  • edge termination structures such as guard rings, junction termination extensions (JTE), or other suitable p-n blocking structures.
  • the devices described herein can be arranged in parallel to achieve a high current level required by particular applications.
  • the SiC layers of the device can be formed by epitaxial growth on a suitable substrate.
  • the layers can be doped during epitaxial growth.
  • VJFETs Vertical Junction Field Effect Transistors

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Junction Field-Effect Transistors (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
US11/198,298 2005-08-08 2005-08-08 Vertical-channel junction field-effect transistors having buried gates and methods of making Abandoned US20070029573A1 (en)

Priority Applications (12)

Application Number Priority Date Filing Date Title
US11/198,298 US20070029573A1 (en) 2005-08-08 2005-08-08 Vertical-channel junction field-effect transistors having buried gates and methods of making
CA002618979A CA2618979A1 (en) 2005-08-08 2005-11-16 Vertical-channel junction field-effect transistors having buried gates and methods of making
CN2011100439354A CN102136501A (zh) 2005-08-08 2005-11-16 具有埋栅的垂直沟道结型场效应晶体管及其制造方法
EP05858324A EP1913640A4 (de) 2005-08-08 2005-11-16 Vertikalkanal-sperrschicht-feldeffekttransistoren mit vergrabenen gates und herstellungsverfahren
JP2008525974A JP2009505394A (ja) 2005-08-08 2005-11-16 埋込みゲートを有する垂直チャネル接合型電界効果トランジスタおよび製造方法
PCT/US2005/041438 WO2007018578A2 (en) 2005-08-08 2005-11-16 Vertical-channel junction fets having buried gates
CN2005800516635A CN101416319B (zh) 2005-08-08 2005-11-16 具有埋栅的垂直沟道结型场效应晶体管及其制造方法
AU2005335231A AU2005335231B2 (en) 2005-08-08 2005-11-16 Vertical-channel junction field-effect transistors having buried gates and methods of making
NZ565719A NZ565719A (en) 2005-08-08 2005-11-16 Vertical-channel junction field-effect transistors with an epitaxial gate region on a drift layer
EP11189795.5A EP2442365A3 (de) 2005-08-08 2005-11-16 Vertikal-Kanalsperrschicht-Feldeffekttransistoren mit verborgenen Gates und Herstellungsverfahren dafür
KR1020087005536A KR20080038206A (ko) 2005-08-08 2005-11-16 매립된 게이트를 구비하는 수직형-채널 접합 필드효과트랜지스터 및 그 제조 방법
US11/935,442 US7638379B2 (en) 2005-08-08 2007-11-06 Vertical-channel junction field-effect transistors having buried gates and methods of making

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11/198,298 US20070029573A1 (en) 2005-08-08 2005-08-08 Vertical-channel junction field-effect transistors having buried gates and methods of making

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US11/935,442 Division US7638379B2 (en) 2005-08-08 2007-11-06 Vertical-channel junction field-effect transistors having buried gates and methods of making

Publications (1)

Publication Number Publication Date
US20070029573A1 true US20070029573A1 (en) 2007-02-08

Family

ID=37716867

Family Applications (2)

Application Number Title Priority Date Filing Date
US11/198,298 Abandoned US20070029573A1 (en) 2005-08-08 2005-08-08 Vertical-channel junction field-effect transistors having buried gates and methods of making
US11/935,442 Expired - Fee Related US7638379B2 (en) 2005-08-08 2007-11-06 Vertical-channel junction field-effect transistors having buried gates and methods of making

Family Applications After (1)

Application Number Title Priority Date Filing Date
US11/935,442 Expired - Fee Related US7638379B2 (en) 2005-08-08 2007-11-06 Vertical-channel junction field-effect transistors having buried gates and methods of making

Country Status (9)

Country Link
US (2) US20070029573A1 (de)
EP (2) EP2442365A3 (de)
JP (1) JP2009505394A (de)
KR (1) KR20080038206A (de)
CN (2) CN102136501A (de)
AU (1) AU2005335231B2 (de)
CA (1) CA2618979A1 (de)
NZ (1) NZ565719A (de)
WO (1) WO2007018578A2 (de)

Cited By (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070292074A1 (en) * 2006-06-19 2007-12-20 Mazzola Michael S Optically controlled silicon carbide and related wide-bandgap transistors and thyristors
US7688117B1 (en) 2008-04-21 2010-03-30 The United States Of America As Represented By The Administrator Of National Aeronautics And Space Administration N channel JFET based digital logic gate structure
US20100320530A1 (en) * 2009-06-19 2010-12-23 Semisouth Laboratories, Inc. Methods of making vertical junction field effect transistors and bipolar junction transistors without ion implantation and devices made therewith
US20110003456A1 (en) * 2006-06-19 2011-01-06 Semisouth Laboratories, Inc. Silicon carbide and related wide-bandgap transistors on semi insulating epitaxy
WO2011149768A3 (en) * 2010-05-25 2012-04-05 Ss Sc Ip, Llc Self-aligned semiconductor devices with reduced gate-source leakage under reverse bias and methods of making
CN102916049A (zh) * 2012-10-30 2013-02-06 成都芯源系统有限公司 包括结型场效应晶体管的半导体器件及其制造方法
US20130087835A1 (en) * 2011-10-11 2013-04-11 Epowersoft, Inc. Method and system for floating guard rings in gan materials
WO2013085748A1 (en) * 2011-12-09 2013-06-13 Avogy, Inc. VERTICAL GaN JFET WITH GATE AND SOURCE ELECTRODES ON REGROWN GATE
US20130153921A1 (en) * 2011-12-14 2013-06-20 Seongmoo Cho Nitride semiconductor device using selective growth and manufacturing method thereof
US8481380B2 (en) 2010-09-23 2013-07-09 International Business Machines Corporation Asymmetric wedge JFET, related method and design structure
US20140045306A1 (en) * 2012-08-10 2014-02-13 Avogy, Inc. Method and system for in-situ and regrowth in gallium nitride based devices
US20140048902A1 (en) * 2012-08-14 2014-02-20 Avogy , Inc. Method of fabricating a gallium nitride merged p-i-n schottky (mps) diode by regrowth and etch back
WO2014107305A1 (en) * 2013-01-07 2014-07-10 Avogy, Inc. Method and system for a gallium nitride vertical transistor
US20140291695A1 (en) * 2013-03-26 2014-10-02 Infineon Technologies Ag Silicon Carbide Device and a Method for Manufacturing a Silicon Carbide Device
WO2014164294A1 (en) * 2013-03-13 2014-10-09 Cree, Inc. Field effect transistor devices with protective regions
CN104241338A (zh) * 2014-09-29 2014-12-24 中国科学院微电子研究所 一种SiC金属氧化物半导体晶体管及其制作方法
US8937317B2 (en) 2012-12-28 2015-01-20 Avogy, Inc. Method and system for co-packaging gallium nitride electronics
US9012984B2 (en) 2013-03-13 2015-04-21 Cree, Inc. Field effect transistor devices with regrown p-layers
CN104752522A (zh) * 2013-12-30 2015-07-01 现代自动车株式会社 肖特基势垒二极管及其制造方法
US9142668B2 (en) 2013-03-13 2015-09-22 Cree, Inc. Field effect transistor devices with buried well protection regions
CN104952937A (zh) * 2015-06-18 2015-09-30 贵州煜立电子科技有限公司 一种限流控制二极管的制作方法及结构
US9171751B2 (en) 2011-11-17 2015-10-27 Avogy, Inc. Method and system for fabricating floating guard rings in GaN materials
US9240476B2 (en) 2013-03-13 2016-01-19 Cree, Inc. Field effect transistor devices with buried well regions and epitaxial layers
US9257511B2 (en) 2013-03-26 2016-02-09 Infineon Technologies Ag Silicon carbide device and a method for forming a silicon carbide device
US9324809B2 (en) 2013-11-18 2016-04-26 Avogy, Inc. Method and system for interleaved boost converter with co-packaged gallium nitride power devices
US9324645B2 (en) 2013-05-23 2016-04-26 Avogy, Inc. Method and system for co-packaging vertical gallium nitride power devices
US20180219072A1 (en) * 2017-01-28 2018-08-02 Hua Su Dian Li (Su Zhou) Co. Ltd. GaN Lateral Vertical JFET with Regrown Channel and Dielectric Gate
WO2019053199A1 (en) * 2017-09-15 2019-03-21 Ascatron Ab CONCEPT FOR SILICON CARBIDE POWER DEVICES
US11114557B2 (en) 2017-09-15 2021-09-07 Ii-Vi Delaware, Inc. Integration of a Schottky diode with a MOSFET
CN113410135A (zh) * 2021-06-15 2021-09-17 西安微电子技术研究所 一种抗辐照结型场效应晶体管的制作方法
US11158706B2 (en) 2017-09-15 2021-10-26 II-VI Delaware, Inc Feeder design with high current capability
US11164813B2 (en) * 2019-04-11 2021-11-02 Cree, Inc. Transistor semiconductor die with increased active area
US11342423B2 (en) 2017-09-15 2022-05-24 Ii-Vi Delaware, Inc. Method for manufacturing a grid
US12074079B2 (en) 2019-04-11 2024-08-27 Wolfspeed, Inc. Wide bandgap semiconductor device with sensor element

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100911883B1 (ko) 2007-11-09 2009-08-11 한국전기연구원 탄화규소 수직접합형 전계효과 트랜지스터 장치
US7560325B1 (en) * 2008-04-14 2009-07-14 Semisouth Laboratories, Inc. Methods of making lateral junction field effect transistors using selective epitaxial growth
US9379011B2 (en) 2008-12-19 2016-06-28 Asm International N.V. Methods for depositing nickel films and for making nickel silicide and nickel germanide
JP5376365B2 (ja) * 2009-04-16 2013-12-25 三菱電機株式会社 半導体装置
AU2010262784A1 (en) 2009-06-19 2012-02-02 Power Integrations, Inc. Vertical junction field effect transistors and diodes having graded doped regions and methods of making
WO2011025973A1 (en) * 2009-08-28 2011-03-03 Microsemi Corporation Silicon carbide dual-mesa static induction transistor
CN101840935B (zh) * 2010-05-17 2012-02-29 电子科技大学 Soi横向mosfet器件
US8519410B1 (en) 2010-12-20 2013-08-27 Microsemi Corporation Silicon carbide vertical-sidewall dual-mesa static induction transistor
WO2012145147A2 (en) * 2011-04-18 2012-10-26 Ss Sc Ip, Llc Vertical junction field effect transistors with improved thermal characteristics and methods of making
US8871617B2 (en) 2011-04-22 2014-10-28 Asm Ip Holding B.V. Deposition and reduction of mixed metal oxide thin films
US8618583B2 (en) 2011-05-16 2013-12-31 International Business Machines Corporation Junction gate field effect transistor structure having n-channel
BR112014028253A2 (pt) * 2012-05-17 2017-06-27 Gen Electric dispositivo semicondutor
US8981432B2 (en) * 2012-08-10 2015-03-17 Avogy, Inc. Method and system for gallium nitride electronic devices using engineered substrates
JP5939127B2 (ja) * 2012-10-22 2016-06-22 住友電気工業株式会社 炭化珪素半導体装置
US9472684B2 (en) 2012-11-13 2016-10-18 Avogy, Inc. Lateral GaN JFET with vertical drift region
JP6221859B2 (ja) * 2014-03-14 2017-11-01 豊田合成株式会社 半導体装置の製造方法
US20170018657A1 (en) * 2015-07-14 2017-01-19 United Silicon Carbide, Inc. Vertical jfet made using a reduced mask set
US9607842B1 (en) 2015-10-02 2017-03-28 Asm Ip Holding B.V. Methods of forming metal silicides
US9653618B1 (en) * 2015-10-21 2017-05-16 United Silicon Carbide, Inc. Planar triple-implanted JFET
WO2018016165A1 (ja) * 2016-07-20 2018-01-25 三菱電機株式会社 炭化珪素半導体装置およびその製造方法
CN114497179A (zh) * 2021-12-16 2022-05-13 苏州锴威特半导体股份有限公司 一种功率器件的体内多段终端结构及制备方法
CN114678419A (zh) * 2022-05-27 2022-06-28 深圳平创半导体有限公司 半导体器件及其制作方法、功率开关器件和功率放大器件

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5391895A (en) * 1992-09-21 1995-02-21 Kobe Steel Usa, Inc. Double diamond mesa vertical field effect transistor
US5747842A (en) * 1993-04-30 1998-05-05 Texas Instruments Incorporated Epitaxial overgrowth method and devices
US5910665A (en) * 1995-12-29 1999-06-08 Texas Instruments Incorporated Low capacitance power VFET method and device
US6767783B2 (en) * 2001-07-12 2004-07-27 Mississippi State University-Research And Technology Corporation (Rtc) Self-aligned transistor and diode topologies in silicon carbide through the use of selective epitaxy or selective implantation
US20050067630A1 (en) * 2003-09-25 2005-03-31 Zhao Jian H. Vertical junction field effect power transistor
US20050280114A1 (en) * 2004-06-03 2005-12-22 Ranbir Singh Lateral power diodes
US7119380B2 (en) * 2004-12-01 2006-10-10 Semisouth Laboratories, Inc. Lateral trench field-effect transistors in wide bandgap semiconductor materials, methods of making, and integrated circuits incorporating the transistors

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4587712A (en) 1981-11-23 1986-05-13 General Electric Company Method for making vertical channel field controlled device employing a recessed gate structure
JP2808122B2 (ja) * 1988-11-11 1998-10-08 株式会社小松製作所 半導体装置の製造方法
US5264713A (en) 1991-06-14 1993-11-23 Cree Research, Inc. Junction field-effect transistor formed in silicon carbide
US5468661A (en) * 1993-06-17 1995-11-21 Texas Instruments Incorporated Method of making power VFET device
US6344663B1 (en) 1992-06-05 2002-02-05 Cree, Inc. Silicon carbide CMOS devices
US6097046A (en) * 1993-04-30 2000-08-01 Texas Instruments Incorporated Vertical field effect transistor and diode
US5909110A (en) * 1996-12-17 1999-06-01 Texas Insturments Incorporated Integrated voltage regulator circuit with vertical transistor
DE19859502C2 (de) * 1998-12-22 2000-12-07 Siemens Ag Sperrschicht-Feldeffekttransistor mit höher dotiertem Verbindungsgebiet
JP2001244479A (ja) * 2000-02-29 2001-09-07 Tokin Corp 半導体装置及びその製造方法
US6503782B2 (en) 2001-03-02 2003-01-07 Mississippi State University Research And Technology Corporation (Rtc) Complementary accumulation-mode JFET integrated circuit topology using wide (>2eV) bandgap semiconductors
US6569738B2 (en) * 2001-07-03 2003-05-27 Siliconix, Inc. Process for manufacturing trench gated MOSFET having drain/drift region
JP4085604B2 (ja) * 2001-08-29 2008-05-14 株式会社デンソー 炭化珪素半導体装置の製造方法
US6855981B2 (en) * 2001-08-29 2005-02-15 Denso Corporation Silicon carbide power device having protective diode
JP2003068760A (ja) * 2001-08-29 2003-03-07 Denso Corp 炭化珪素半導体装置およびその製造方法
US6784505B2 (en) * 2002-05-03 2004-08-31 Fairchild Semiconductor Corporation Low voltage high density trench-gated power device with uniformly doped channel and its edge termination technique
JP5196513B2 (ja) * 2005-03-09 2013-05-15 独立行政法人産業技術総合研究所 炭化珪素トランジスタ装置

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5391895A (en) * 1992-09-21 1995-02-21 Kobe Steel Usa, Inc. Double diamond mesa vertical field effect transistor
US5747842A (en) * 1993-04-30 1998-05-05 Texas Instruments Incorporated Epitaxial overgrowth method and devices
US5910665A (en) * 1995-12-29 1999-06-08 Texas Instruments Incorporated Low capacitance power VFET method and device
US6767783B2 (en) * 2001-07-12 2004-07-27 Mississippi State University-Research And Technology Corporation (Rtc) Self-aligned transistor and diode topologies in silicon carbide through the use of selective epitaxy or selective implantation
US20050067630A1 (en) * 2003-09-25 2005-03-31 Zhao Jian H. Vertical junction field effect power transistor
US20050280114A1 (en) * 2004-06-03 2005-12-22 Ranbir Singh Lateral power diodes
US7119380B2 (en) * 2004-12-01 2006-10-10 Semisouth Laboratories, Inc. Lateral trench field-effect transistors in wide bandgap semiconductor materials, methods of making, and integrated circuits incorporating the transistors

Cited By (79)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8455328B2 (en) 2006-06-19 2013-06-04 Power Integrations, Inc. Optically controlled silicon carbide and related wide-bandgap transistors and thyristors
US20110003456A1 (en) * 2006-06-19 2011-01-06 Semisouth Laboratories, Inc. Silicon carbide and related wide-bandgap transistors on semi insulating epitaxy
US8853710B2 (en) * 2006-06-19 2014-10-07 Power Integrations, Inc. Optically controlled silicon carbide and related wide-bandgap transistors and thyristors
US8183124B2 (en) 2006-06-19 2012-05-22 Ss Sc Ip, Llc Silicon carbide and related wide-bandgap transistors on semi insulating epitaxy
US8193537B2 (en) 2006-06-19 2012-06-05 Ss Sc Ip, Llc Optically controlled silicon carbide and related wide-bandgap transistors and thyristors
US20070292074A1 (en) * 2006-06-19 2007-12-20 Mazzola Michael S Optically controlled silicon carbide and related wide-bandgap transistors and thyristors
US8592826B2 (en) 2006-06-19 2013-11-26 Michael S. Mazzola Silicon carbide and related wide-bandgap transistors on semi insulating epitaxy
US7688117B1 (en) 2008-04-21 2010-03-30 The United States Of America As Represented By The Administrator Of National Aeronautics And Space Administration N channel JFET based digital logic gate structure
US20100320530A1 (en) * 2009-06-19 2010-12-23 Semisouth Laboratories, Inc. Methods of making vertical junction field effect transistors and bipolar junction transistors without ion implantation and devices made therewith
US8338255B2 (en) * 2009-06-19 2012-12-25 Ss Sc Ip, Llc Methods of making vertical junction field effect transistors and bipolar junction transistors without ion implantation
US20130009169A1 (en) * 2009-06-19 2013-01-10 Ss Sc Ip, Llc Methods of making vertical junction field effect transistors and bipolar junction transistors without ion implantation and devices made therewith
US8587024B2 (en) * 2009-06-19 2013-11-19 Power Integrations, Inc. Vertical junction field effect transistors and bipolar junction transistors
US8659057B2 (en) 2010-05-25 2014-02-25 Power Integrations, Inc. Self-aligned semiconductor devices with reduced gate-source leakage under reverse bias and methods of making
CN103038886A (zh) * 2010-05-25 2013-04-10 Ssscip有限公司 反向偏压下栅极-源极泄漏降低的自对准半导体装置及制作方法
WO2011149768A3 (en) * 2010-05-25 2012-04-05 Ss Sc Ip, Llc Self-aligned semiconductor devices with reduced gate-source leakage under reverse bias and methods of making
US8779476B2 (en) 2010-09-23 2014-07-15 International Business Machines Corporation Asymmetric wedge JFET, related method and design structure
US8481380B2 (en) 2010-09-23 2013-07-09 International Business Machines Corporation Asymmetric wedge JFET, related method and design structure
US8946725B2 (en) 2011-10-11 2015-02-03 Avogy, Inc. Vertical gallium nitride JFET with gate and source electrodes on regrown gate
US20130087835A1 (en) * 2011-10-11 2013-04-11 Epowersoft, Inc. Method and system for floating guard rings in gan materials
US9318619B2 (en) 2011-10-11 2016-04-19 Avogy, Inc. Vertical gallium nitride JFET with gate and source electrodes on regrown gate
US9224828B2 (en) * 2011-10-11 2015-12-29 Avogy, Inc. Method and system for floating guard rings in gallium nitride materials
US9171751B2 (en) 2011-11-17 2015-10-27 Avogy, Inc. Method and system for fabricating floating guard rings in GaN materials
US8698164B2 (en) 2011-12-09 2014-04-15 Avogy, Inc. Vertical GaN JFET with gate source electrodes on regrown gate
WO2013085748A1 (en) * 2011-12-09 2013-06-13 Avogy, Inc. VERTICAL GaN JFET WITH GATE AND SOURCE ELECTRODES ON REGROWN GATE
US8841179B2 (en) * 2011-12-14 2014-09-23 Lg Electronics Inc. Nitride semiconductor device using selective growth and manufacturing method thereof
US20130153921A1 (en) * 2011-12-14 2013-06-20 Seongmoo Cho Nitride semiconductor device using selective growth and manufacturing method thereof
US20140045306A1 (en) * 2012-08-10 2014-02-13 Avogy, Inc. Method and system for in-situ and regrowth in gallium nitride based devices
US9123533B2 (en) * 2012-08-10 2015-09-01 Avogy, Inc. Method and system for in-situ etch and regrowth in gallium nitride based devices
US10319829B2 (en) * 2012-08-10 2019-06-11 Nexgen Power Systems, Inc. Method and system for in-situ etch and regrowth in gallium nitride based devices
US20150200268A1 (en) * 2012-08-14 2015-07-16 Avogy, Inc. Method of fabricating a gallium nitride merged p-i-n schottky (mps) diode by regrowth and etch back
WO2014028268A3 (en) * 2012-08-14 2014-04-10 Avogy, Inc. Method of fabricating a gallium nitride merged p-i-n schottky (mps) diode by regrowth and etch back
US9397186B2 (en) * 2012-08-14 2016-07-19 Avogy, Inc. Method of fabricating a gallium nitride merged P-I-N schottky (MPS) diode by regrowth and etch back
US8969994B2 (en) * 2012-08-14 2015-03-03 Avogy, Inc. Method of fabricating a gallium nitride merged P-i-N Schottky (MPS) diode by regrowth and etch back
US20140048902A1 (en) * 2012-08-14 2014-02-20 Avogy , Inc. Method of fabricating a gallium nitride merged p-i-n schottky (mps) diode by regrowth and etch back
WO2014028268A2 (en) * 2012-08-14 2014-02-20 Avogy, Inc. Method of fabricating a gallium nitride merged p-i-n schottky (mps) diode by regrowth and etch back
CN102916049A (zh) * 2012-10-30 2013-02-06 成都芯源系统有限公司 包括结型场效应晶体管的半导体器件及其制造方法
US8937317B2 (en) 2012-12-28 2015-01-20 Avogy, Inc. Method and system for co-packaging gallium nitride electronics
US9059199B2 (en) 2013-01-07 2015-06-16 Avogy, Inc. Method and system for a gallium nitride vertical transistor
WO2014107305A1 (en) * 2013-01-07 2014-07-10 Avogy, Inc. Method and system for a gallium nitride vertical transistor
WO2014164294A1 (en) * 2013-03-13 2014-10-09 Cree, Inc. Field effect transistor devices with protective regions
US10784338B2 (en) 2013-03-13 2020-09-22 Cree, Inc. Field effect transistor devices with buried well protection regions
US9012984B2 (en) 2013-03-13 2015-04-21 Cree, Inc. Field effect transistor devices with regrown p-layers
US10134834B2 (en) 2013-03-13 2018-11-20 Cree, Inc. Field effect transistor devices with buried well protection regions
US9570585B2 (en) 2013-03-13 2017-02-14 Cree, Inc. Field effect transistor devices with buried well protection regions
US9240476B2 (en) 2013-03-13 2016-01-19 Cree, Inc. Field effect transistor devices with buried well regions and epitaxial layers
US9142668B2 (en) 2013-03-13 2015-09-22 Cree, Inc. Field effect transistor devices with buried well protection regions
US9306061B2 (en) 2013-03-13 2016-04-05 Cree, Inc. Field effect transistor devices with protective regions
US9496346B2 (en) 2013-03-26 2016-11-15 Infineon Technology Ag Silicon carbide device and a method for forming a silicon carbide device
US20140291695A1 (en) * 2013-03-26 2014-10-02 Infineon Technologies Ag Silicon Carbide Device and a Method for Manufacturing a Silicon Carbide Device
US9412808B2 (en) 2013-03-26 2016-08-09 Infineon Technologies Ag Silicon carbide device and a method for manufacturing a silicon carbide device
US9257511B2 (en) 2013-03-26 2016-02-09 Infineon Technologies Ag Silicon carbide device and a method for forming a silicon carbide device
US9035322B2 (en) * 2013-03-26 2015-05-19 Infineon Technologies Ag Silicon carbide device and a method for manufacturing a silicon carbide device
US9324645B2 (en) 2013-05-23 2016-04-26 Avogy, Inc. Method and system for co-packaging vertical gallium nitride power devices
US9324809B2 (en) 2013-11-18 2016-04-26 Avogy, Inc. Method and system for interleaved boost converter with co-packaged gallium nitride power devices
CN104752522A (zh) * 2013-12-30 2015-07-01 现代自动车株式会社 肖特基势垒二极管及其制造方法
CN104241338A (zh) * 2014-09-29 2014-12-24 中国科学院微电子研究所 一种SiC金属氧化物半导体晶体管及其制作方法
CN104952937A (zh) * 2015-06-18 2015-09-30 贵州煜立电子科技有限公司 一种限流控制二极管的制作方法及结构
US20180219072A1 (en) * 2017-01-28 2018-08-02 Hua Su Dian Li (Su Zhou) Co. Ltd. GaN Lateral Vertical JFET with Regrown Channel and Dielectric Gate
US10971587B2 (en) * 2017-01-28 2021-04-06 Gangfeng Ye GaN lateral vertical JFET with regrown channel and dielectric gate
US20200111878A1 (en) * 2017-01-28 2020-04-09 Gangfeng Ye GaN Lateral Vertical JFET with Regrown Channel and Dielectric Gate
US10535741B2 (en) * 2017-01-28 2020-01-14 Gangfeng Ye GaN lateral vertical JFET with regrown channel and dielectric gate
US11869940B2 (en) 2017-09-15 2024-01-09 Ii-Vi Delaware, Inc. Feeder design with high current capability
US11876116B2 (en) 2017-09-15 2024-01-16 Ii-Vi Delaware, Inc. Method for manufacturing a grid
US12034001B2 (en) 2017-09-15 2024-07-09 Ii-Vi Advanced Materials, Llc Concept for silicon carbide power devices
US11158706B2 (en) 2017-09-15 2021-10-26 II-VI Delaware, Inc Feeder design with high current capability
US11984497B2 (en) 2017-09-15 2024-05-14 Ii-Vi Advanced Materials, Llc Integration of a Schottky diode with a MOSFET
US11114557B2 (en) 2017-09-15 2021-09-07 Ii-Vi Delaware, Inc. Integration of a Schottky diode with a MOSFET
US11276681B2 (en) 2017-09-15 2022-03-15 Ii-Vi Delaware, Inc. Concept for silicon carbide power devices
US11342423B2 (en) 2017-09-15 2022-05-24 Ii-Vi Delaware, Inc. Method for manufacturing a grid
US11575007B2 (en) 2017-09-15 2023-02-07 Ii-Vi Delaware, Inc. Feeder design with high current capability
US11581431B2 (en) 2017-09-15 2023-02-14 Ii-Vi Delaware, Inc. Integration of a Schottky diode with a MOSFET
US11652099B2 (en) 2017-09-15 2023-05-16 Ii-Vi Delaware, Inc. Concept for silicon for carbide power devices
WO2019053199A1 (en) * 2017-09-15 2019-03-21 Ascatron Ab CONCEPT FOR SILICON CARBIDE POWER DEVICES
KR102576366B1 (ko) * 2019-04-11 2023-09-08 울프스피드, 인크. 증가된 활성 영역을 갖는 트랜지스터 반도체 다이
KR20210147069A (ko) * 2019-04-11 2021-12-06 크리, 인코포레이티드 증가된 활성 영역을 갖는 트랜지스터 반도체 다이
US11164813B2 (en) * 2019-04-11 2021-11-02 Cree, Inc. Transistor semiconductor die with increased active area
US12057389B2 (en) 2019-04-11 2024-08-06 Wolfspeed, Inc. Transistor semiconductor die with increased active area
US12074079B2 (en) 2019-04-11 2024-08-27 Wolfspeed, Inc. Wide bandgap semiconductor device with sensor element
CN113410135A (zh) * 2021-06-15 2021-09-17 西安微电子技术研究所 一种抗辐照结型场效应晶体管的制作方法

Also Published As

Publication number Publication date
EP2442365A3 (de) 2013-07-17
EP1913640A2 (de) 2008-04-23
US7638379B2 (en) 2009-12-29
EP1913640A4 (de) 2009-09-02
CN102136501A (zh) 2011-07-27
US20080124853A1 (en) 2008-05-29
JP2009505394A (ja) 2009-02-05
AU2005335231A1 (en) 2007-02-15
CN101416319A (zh) 2009-04-22
KR20080038206A (ko) 2008-05-02
EP2442365A2 (de) 2012-04-18
AU2005335231B2 (en) 2012-07-05
WO2007018578A2 (en) 2007-02-15
NZ565719A (en) 2011-04-29
CN101416319B (zh) 2011-04-20
CA2618979A1 (en) 2007-02-15
WO2007018578A3 (en) 2008-08-07

Similar Documents

Publication Publication Date Title
US7638379B2 (en) Vertical-channel junction field-effect transistors having buried gates and methods of making
JP5417585B2 (ja) 広いバンドギャップの半導体材料における横型トレンチ電界効果トランジスタ、該トランジスタを製造する方法、および該トランジスタを組み込む集積回路
AU2007240996B2 (en) Junction barrier Schottky rectifiers and methods of making thereof
JP5349799B2 (ja) ワイドバンドギャップ半導体における常時オフ集積ｊｆｅｔ電源スイッチおよび作成方法
JP2010532920A (ja) ワイドバンドギャップ半導体における常時オフ集積ｊｆｅｔ電源スイッチおよび作成方法
CA2721363A1 (en) Methods of making lateral junction field effect transistors using selective epitaxial growth
US9123799B2 (en) Gallium nitride field effect transistor with buried field plate protected lateral channel

Legal Events

Date Code Title Description
AS Assignment

Owner name: AIR FORCE, UNITED STATES OF AMERICA, THE, AS REPRE

Free format text: CONFIRMATORY LICENSE;ASSIGNOR:MISSISSIPPI STATE UNIVERSITY;REEL/FRAME:017293/0767

Effective date: 20051024

AS Assignment

Owner name: SEMISOUTH LABORATORIES, INC., MISSISSIPPI

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CHENG, LIN;REEL/FRAME:017515/0644

Effective date: 20051118

Owner name: MISSISSIPPI STATE UNIVERSITY, MISSISSIPPI

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MAZZOLA, MICHAEL S.;REEL/FRAME:017513/0795

Effective date: 20051118

AS Assignment

Owner name: MISSISSIPPI STATE UNIVERSITY, MISSISSIPPI

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE STREET NAME AND RE-RECORD ASSIGNMENT PREVIOUSLY RECORDED ON REEL 017513 FRAME 0795;ASSIGNOR:MAZZOLA, MICHAEL S;REEL/FRAME:020077/0819

Effective date: 20051118

AS Assignment

Owner name: BLUECREST VENTURE FINANCE MASTER FUND LIMITED, CAY

Free format text: SECURITY AGREEMENT;ASSIGNOR:SEMISOUTH LABORATORIES, INC.;REEL/FRAME:023691/0114

Effective date: 20091130

Owner name: BLUECREST VENTURE FINANCE MASTER FUND LIMITED,CAYM

Free format text: SECURITY AGREEMENT;ASSIGNOR:SEMISOUTH LABORATORIES, INC.;REEL/FRAME:023691/0114

Effective date: 20091130

AS Assignment

Owner name: SEMISOUTH LABORATORIES, INC., MISSISSIPPI

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BLUECREST VENTURE FINANCE MASTER FUND LIMITED;REEL/FRAME:026645/0351

Effective date: 20110718

AS Assignment

Owner name: SS SC IP, LLC, MISSISSIPPI

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SEMISOUTH LABORATORIES, INC.;REEL/FRAME:026959/0973

Effective date: 20110808

AS Assignment

Owner name: POWER INTEGRATIONS, INC., CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SS SC IP, LLC;REEL/FRAME:030740/0368

Effective date: 20121214

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO PAY ISSUE FEE