US20060205194A1 - Methods of depositing electrically active doped crystalline Si-containing films - Google Patents

Methods of depositing electrically active doped crystalline Si-containing films Download PDF

Info

Publication number
US20060205194A1
US20060205194A1 US11343244 US34324406A US2006205194A1 US 20060205194 A1 US20060205194 A1 US 20060205194A1 US 11343244 US11343244 US 11343244 US 34324406 A US34324406 A US 34324406A US 2006205194 A1 US2006205194 A1 US 2006205194A1
Authority
US
Grant status
Application
Patent type
Prior art keywords
dopant
doped
crystalline si
containing film
si
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US11343244
Other versions
US7687383B2 (en )
Inventor
Matthias Bauer
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
ASM America Inc
Original Assignee
ASM America Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/7842Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
    • H01L29/7848Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate the means being located in the source/drain region, e.g. SiGe source and drain
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/04Coating on selected surface areas, e.g. using masks
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/22Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of inorganic material, other than metallic material
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/22Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of inorganic material, other than metallic material
    • C23C16/24Deposition of silicon only
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/22Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of inorganic material, other than metallic material
    • C23C16/30Deposition of compounds, mixtures or solid solutions, e.g. borides, carbides, nitrides
    • C23C16/32Carbides
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/22Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of inorganic material, other than metallic material
    • C23C16/30Deposition of compounds, mixtures or solid solutions, e.g. borides, carbides, nitrides
    • C23C16/32Carbides
    • C23C16/325Silicon carbide
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/44Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating
    • C23C16/455Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating characterised by the method used for introducing gases into reaction chamber or for modifying gas flows in reaction chamber
    • C23C16/45512Premixing before introduction in the reaction chamber
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL-GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B25/00Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
    • C30B25/02Epitaxial-layer growth
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL-GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B29/00Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
    • C30B29/02Elements
    • C30B29/06Silicon
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02367Substrates
    • H01L21/0237Materials
    • H01L21/02373Group 14 semiconducting materials
    • H01L21/02381Silicon, silicon germanium, germanium
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02524Group 14 semiconducting materials
    • H01L21/02529Silicon carbide
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02524Group 14 semiconducting materials
    • H01L21/02532Silicon, silicon germanium, germanium
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/0257Doping during depositing
    • H01L21/02573Conductivity type
    • H01L21/02576N-type
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/0257Doping during depositing
    • H01L21/02573Conductivity type
    • H01L21/02579P-type
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02612Formation types
    • H01L21/02617Deposition types
    • H01L21/0262Reduction or decomposition of gaseous compounds, e.g. CVD
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02612Formation types
    • H01L21/02617Deposition types
    • H01L21/02636Selective deposition, e.g. simultaneous growth of mono- and non-monocrystalline semiconductor materials
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02612Formation types
    • H01L21/02617Deposition types
    • H01L21/02636Selective deposition, e.g. simultaneous growth of mono- and non-monocrystalline semiconductor materials
    • H01L21/02639Preparation of substrate for selective deposition
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers
    • H01L21/3205Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/32056Deposition of conductive or semi-conductive organic layers
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers
    • H01L21/3205Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321After treatment
    • H01L21/3215Doping the layers
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/16Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System
    • H01L29/161Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System including two or more of the elements provided for in group H01L29/16, e.g. alloys
    • H01L29/165Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System including two or more of the elements provided for in group H01L29/16, e.g. alloys in different semiconductor regions, e.g. heterojunctions
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66568Lateral single gate silicon transistors
    • H01L29/66613Lateral single gate silicon transistors with a gate recessing step, e.g. using local oxidation
    • H01L29/66628Lateral single gate silicon transistors with a gate recessing step, e.g. using local oxidation recessing the gate by forming single crystalline semiconductor material at the source or drain location
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66568Lateral single gate silicon transistors
    • H01L29/66636Lateral single gate silicon transistors with source or drain recessed by etching or first recessed by etching and then refilled
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/7833Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
    • H01L29/7834Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's with a non-planar structure, e.g. the gate or the source or the drain being non-planar

Abstract

Methods of making Si-containing films that contain relatively high levels of Group III or Group V dopants involve chemical vapor deposition using trisilane and a dopant precursor. Extremely high levels of substitutional incorporation may be obtained, including crystalline silicon films that contain at least about 3×1020 atoms cm−3 of an electrically active dopant. Substitutionally doped Si-containing films may be selectively deposited onto the crystalline surfaces of mixed substrates by introducing an etchant gas during deposition.

Description

    CROSS-REFERENCE TO RELATED APPLICATIONS
  • This application claims priority to U.S. Provisional Application No. 60/649,990, filed Feb. 4, 2005; U.S. Provisional Application No. 60/663,434, filed Mar. 18, 2005; and U.S. Provisional Application No. 60/668,420, filed Apr. 4, 2005; all of which are hereby incorporated by reference in their entireties.
  • This application is related to, and incorporates by reference in their entireties, the following U.S. patent applications: U.S. patent application Ser. No. ______, entitled “METHODS OF MAKING SUBSTITUTIONALLY CARBON-DOPED CRYSTALLINE SI-CONTAINING MATERIALS BY CHEMICAL VAPOR DEPOSITION (ATTORNEY DOCKET NO. ASMEX.511A); and U.S. patent application Ser. No. ______, entitled “SELECTIVE DEPOSITION OF SILICON-CONTAINING FILMS (ATTORNEY DOCKET NO. ASMEX.517A), both of which are filed on even date herewith.
  • BACKGROUND OF THE INVENTION
  • 1. Field of the Invention
  • This application relates generally to the deposition of silicon-containing materials in semiconductor processing. More particularly, this application relates to the deposition of doped crystalline silicon-containing films using trisilane and incorporating electrically active dopants.
  • 2. Description of the Related Art
  • The electrical properties of crystalline semiconductors such as silicon (Si), germanium (Ge) and alloys thereof (SiGe) are influenced by the degree to which the materials are doped with Group III and Group V dopants such as boron (B), indium (In), phosphorous (P), arsenic (As) and antimony (Sb). In general, higher levels of doping are generally correlated with lower resistivity. However, in practice doping is complicated by the tendency for the dopant to incorporate non-substitutionally, e.g., interstitially in domains or clusters within the silicon, rather than by substituting for silicon atoms in the lattice structure. Group III and Group V dopants are generally electrically active when incorporated substitutionally, but electrically inactive when incorporated non-substitutionally. Accordingly, doping typically entails extensive activation anneals that cause diffusion and move junctions in a manner that is difficult to control, consuming valuable thermal budget.
  • Doping of semiconductors with electrically active dopants is of considerable commercial importance in a variety of industrial applications, such as in semiconductor manufacturing, microelectromechanical systems (MEMS) device fabrication, and in flat panel displays. Thus, there is a need for improved methods to incorporate electrically active dopants into semiconductors.
  • SUMMARY OF THE INVENTION
  • An embodiment provides a method of depositing a doped crystalline Si-containing film, comprising: providing a substrate disposed within a chamber; intermixing trisilane and a dopant precursor to form a feed gas, the dopant precursor comprising an electrical dopant; contacting the substrate with the feed gas under chemical vapor deposition conditions; and depositing a doped crystalline Si-containing film onto the substrate at a deposition rate of at least about 10 nm per minute, the doped crystalline Si-containing film having a resistivity of about 1.0 mΩ·cm or less. Preferably, the doped crystalline Si-containing film comprises at least about 3×1020 atoms cm−3 of the electrical dopant. In an embodiment, the resistivity of about 1.0 mΩ·cm or less is an as-deposited resistivity.
  • Another embodiment provides a doped crystalline Si-containing film comprising at least about 3 ×1020 atoms cm−3 of an n-dopant and having a resistivity of 0.7 mΩ·cm or less. Another embodiment provides an integrated circuit that comprises such a doped crystalline Si-containing film.
  • These and other embodiments are described in greater detail below.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a graph of doped silicon film resistivity as a function of dopant precursor (arsine) flow for a series of films deposited using trisilane.
  • FIG. 2A is a graph of arsenic-doped Si film resistivity as a function of growth rate for a series of films deposited at a constant flow rate ratio of trisilane to arsine. FIG. 2B is a plot of film deposition rate as a function of trisilane flow rate, at a constant flow rate ratio of trisilane to arsine.
  • FIG. 3 is a plot of As concentration as a function of depth (by SIMS) for three films deposited using trisilane and arsine at 600° C., at three different arsine flow rates.
  • FIG. 4 is a plot of As concentration as a function of depth (by SIMS) for three films deposited using trisilane and arsine at 550° C., at three different arsine flow rates.
  • FIG. 5 is a plot illustrating the effect of deposition temperature on growth rate for a series of silicon films deposited using trisilane and arsine.
  • FIG. 6A shows a graph of substitutional carbon content as a function of growth rate for silicon films substitutionally doped with both carbon and arsenic. The graph also shows the resistivity of those films (units of mΩ·cm, also left axis). FIG. 6B is a plot showing the growth rate of those films as a function of trisilane flow rate.
  • FIG. 7 shows a graph of substitutional carbon content in an arsenic-doped Si:C film as a function of monomethylsilane (MMS) flow rate, at a constant trisilane flow rate and at a constant arsine flow rate.
  • FIG. 8 shows a graph of substitutional carbon content and resistivity as a function of arsine flow rate for the deposition of an arsenic-doped Si:C film at a constant trisilane flow rate and at a constant MMS flow rate.
  • FIGS. 9A-9D illustrate the effects of temperature and growth rate on the properties of electrically doped Si:C films deposited using trisilane, a carbon source and a Group III/V dopant source.
  • FIG. 10 is a schematic cross section of a semiconductor substrate after field oxide definition, leaving insulator and semiconductor surfaces exposed.
  • FIG. 11 shows the structure of FIG. 10 after formation of a transistor gate electrode within an active area window.
  • FIG. 12 shows the structure of FIG. 11 after recessing source and drain regions on either side of the gate electrode.
  • FIG. 13 shows the structure of FIG. 12 after selective deposition of a semiconductor film within the recessed regions, in accordance with a preferred embodiment.
  • FIG. 14 shows the structure of FIG. 12 after optional continued selective deposition, forming elevated source/drain structures.
  • FIG. 15 shows the structures of FIG. 11 after exposing the semiconductor window and conducting a selective deposition to form elevated source/drain structures, in accordance with another preferred embodiment.
  • FIGS. 16A-C show a series of schematic cross sections of a semiconductor substrate and illustrate a method of forming source/drain regions by blanket deposition and etching, in accordance with another preferred embodiment.
  • FIG. 17 is a schematic cross-sectional view of a phosphorous-doped epitaxial single crystalline silicon film deposited on a silicon substrate.
  • FIG. 18 shows two graphs illustrating the thermodynamic equilibria of various reactants as a function of temperature for a system including various chlorinated silicon species, with and without the addition of hydrogen carrier gas.
  • FIG. 19 is a schematic view of a reactor set up for a system employing trisilane, a phosphorous source, a carbon source, an etchant source, and a carrier gas for selectively depositing silicon-containing films in accordance with a preferred embodiment.
  • FIG. 20 is a graph of phosphorous-doped silicon film growth rate as a function of deposition pressure for a series of films deposited using trisilane and phosphine (1% in H2). The resistivities of each of the deposited films (units of mΩ·cm) are also shown.
  • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • Deposition methods have now been developed that are useful for making a variety of electrically doped crystalline Si-containing materials. For example, crystalline Si and SiGe may be doped to contain relatively high levels of electrically active arsenic by carrying out the deposition at a relatively high deposition rate using trisilane (H3SiSiH2SiH3) as a silicon source and arsine (AsH3) as an arsenic source. In preferred embodiments, the dopants in the resulting doped Si-containing material as-deposited are electrically active to a significant degree. For example, the degree of incorporation of an electrically active dopant into a Si-containing material may be about 70% or greater, preferably about 80% or greater, more preferably about 90% or greater, even more preferably about 95% or greater, expressed as the weight percentage of electrically active dopant based on total amount of dopant (electrically active and electrically inactive) in the Si-containing material. The deposition of doped layers in accordance with this aspect can be conducted with or without a carbon source, with or without chlorine gas, selectively or non-selectively, and with or without a H2 carrier gas, as described in greater detail below.
  • The term “Si-containing material” and similar terms are used herein to refer to a broad variety of silicon-containing materials including without limitation Si (including crystalline silicon), Si:C (e.g., carbon-doped crystalline Si), SiGe and SiGe:C (e.g., carbon-doped crystalline SiGe). As used herein, “carbon-doped Si”, “Si:C”, “SiGe”, “carbon-doped SiGe”, “SiGe:C” and similar terms refer to materials that contain the indicated chemical elements in various proportions and, optionally, minor amounts of other elements. For example, “SiGe” is a material that comprises silicon, germanium and, optionally, other elements, e.g., dopants such as carbon and Group III and V dopants. Thus, carbon-doped Si may be referred to herein as Si:C or vice versa. Terms such as “Si:C”, “SiGe”, and “SiGe:C” are not stoichiometric chemical formulas per se and thus are not limited to materials that contain particular ratios of the indicated elements. The percentage of a dopant (such as carbon, germanium, phosphorous, arsenic or boron) in a Si-containing film is expressed herein in atomic percent on a whole film basis, unless otherwise stated.
  • Group III dopants are elements in Group III of the periodic table and include B and In. Group V dopants are elements in Group V of the periodic table and include P, As and Sb. The term “Group III/V dopants” is used herein to refer to both, and thus includes B, In, P, As and Sb. Group III/V dopants may be referred to herein as electrical dopants because of their recognized use as semiconductor dopants. However, it will be recognized that such dopants are not always electrically active when incorporated into semiconductors. While this invention is not limited by theory of operation, it is believed that Group III/V dopants are electrically active when incorporated substitutionally into semiconductors, but electrically inactive when incorporated non-substitutionally. The term “n-doped” Si-containing material indicates that the Si-containing material contains a Group V dopant. The term “p-doped” Si-containing material indicates that the Si-containing material contains a Group III dopant. The term “electrically doped” Si-containing material refers to a Si-containing material that is either n-doped or p-doped, and may also be referred to as a “Group III/V doped” Si-containing material.
  • Various elements (such as carbon, germanium and Group III/V dopants) may be referred to herein as being substitutionally doped into Si-containing materials. Such Si-containing materials may be referred to as being substitutionally doped. The process of incorporating such elements into Si-containing materials may be referred to herein as substitutional doping. Similarly, Group III/V dopants that are substitutionally doped into Si-containing materials may be referred to as having electrically active dopants, and such Si-containing materials may be referred to as being electrically actively doped.
  • Unless otherwise stated, the total amount (substitutional plus non-substitutional) of a Group III/V dopant incorporated into a Si-containing material is determined by secondary ion mass spectrometry (SIMS), and may be expressed herein in units of atoms per cubic centimeter. For example, a Group III/V dopant concentration of 6.3×1020 atoms per cubic centimeter may be expressed as “6.3 E20 cm−3”. The amount of the incorporated Group III/V dopant that is electrically active (substitutional) may be determined by electrical resistivity measurements, e.g., four point probe measurements known to those skilled in the art. The amount of carbon substitutionally doped into a Si-containing material may be determined by measuring the perpendicular lattice spacing of the doped Si-containing material by x-ray diffraction, then applying Vegard's law (linear interpolation between single crystal Si and single crystal carbon) in a manner known to those skilled in the art. For example, the amount of carbon substitutionally doped into Si may be determined by measuring the perpendicular lattice spacing of the doped Si by x-ray diffraction, then applying Vegard's law. Those skilled in the art are aware of Vegard's law and the relationships between substitutional carbon level, lattice spacing and strain. See, e.g., Judy L. Hoyt, “Substitutional Carbon Incorporation and Electronic Characterization of Si1−yCy/Si and Si1−x−yGexCy/Si Heterojunctions,” Chapter 3 in “Silicon-Germanium Carbon Alloy,” Taylor and Francis, NY, pp. 59-89, 2002. As illustrated in FIG. 3.10 at page 73 of the aforementioned article by Hoyt, the total carbon content in the doped silicon may be determined by SIMS, and the non-substitutional carbon content may be determined by subtracting the substitutional carbon content from the total carbon content. The amount of other elements (such as germanium) substitutionally doped into other Si-containing materials may be determined in a similar manner.
  • Various embodiments provide methods for depositing electrically doped Si-containing materials (such as single crystalline Si substitutionally doped with boron, arsenic or phosphorous) using a silicon source that comprises trisilane, a Group III/V dopant source and, optionally, source(s) of other elements such as carbon and/or Ge. Under the CVD conditions taught herein, the delivery of trisilane and a Group III/V dopant source to the surface of a substrate preferably results in the formation of an epitaxial electrically doped Si-containing film on the surface of the substrate. In certain selective deposition embodiments described in greater detail below, an etchant source gas (e.g., a halogen-containing gas such as chlorine) is delivered to the substrate in conjunction with the trisilane and Group III/V dopant source, and the Si-containing film is deposited selectively over single crystal substrates or single crystal regions of mixed substrates. Methods employing relatively high deposition rates are preferred, and in certain preferred embodiments such methods have been found to result in the deposition of crystalline Si-containing materials containing relatively high levels of Group III/V dopant.
  • “Substrate,” as that term is used herein, refers either to the workpiece upon which deposition is desired, or the surface exposed to the deposition gas(es). For example, the substrate may be a single crystal silicon wafer, or may be a semiconductor-on-insulator (SOI) substrate, or may be an epitaxial Si, SiGe or III-V material deposited upon such wafers. Workpieces are not limited to wafers, but also include glass, plastic, or any other substrate employed in semiconductor processing. The term “mixed substrate” is known to those skilled in the art, see U.S. Pat. No. 6,900,115 (issued May 31, 2005), entitled “Deposition Over Mixed Substrates,” which is hereby incorporated herein by reference in its entirety and particularly for the purpose of describing mixed substrates. As discussed in U.S. Pat. No. 6,900,115, a mixed substrate is a substrate that has two or more different types of surfaces. For example, a mixed substrate may comprise a first surface having a first surface morphology and a second surface having a second surface morphology. In certain embodiments, doped Si-containing layers are selectively formed over single crystal semiconductor materials while minimizing and more preferably avoiding deposition over adjacent dielectrics. Examples of dielectric materials include silicon dioxide, silicon nitride, metal oxide and metal silicate. The terms “epitaxial”, “epitaxially” “heteroepitaxial”, “heteroepitaxially” and similar terms are used herein to refer to the deposition of a crystalline Si-containing material onto a crystalline substrate in such a way that the deposited layer adopts or follows the lattice constant of the substrate. Epitaxial deposition may be heteroepitaxial when the composition of the deposited layer is different from that of the substrate.
  • Electrically Doped Si-containing Films and Methods
  • An embodiment provides a method of depositing a doped crystalline Si-containing film, comprising: providing a substrate disposed within a chamber; intermixing trisilane and a dopant precursor to form a feed gas, the dopant precursor comprising an electrical active dopant; contacting the substrate with the feed gas under chemical vapor deposition conditions; and depositing a doped crystalline Si-containing film onto the substrate. The film is preferably deposited onto the substrate at a deposition rate of at least about 10 nm per minute, more preferably at least about 20 nm per minute. In an embodiment, the doped crystalline Si-containing film has a resistivity of about 1.0 mΩ·cm or less, preferably about 0.7 mΩ·cm or less, more preferably about 0.5 mΩ·cm or less, even more preferably about 0.4 mΩ·cm or less. The doped crystalline Si-containing film preferably comprises at least about 3×1020 atoms cm−3, more preferably at least about 4×1020 atoms cm−3, of the electrical dopant, e.g., an n-dopant or a p-dopant. In an embodiment, the doped crystalline Si-containing contains less than about 3×1019 atoms cm−3 of an electrically inactive dopant, preferably less than about 2×1019 atoms cm−3 of an electrically inactive dopant, more preferably less than about 1×1019 atoms cm−3 of an electrically inactive dopant.
  • Deposition may be suitably conducted according to the various CVD methods known to those skilled in the art, but the greatest benefits are obtained when deposition is conducted according to the CVD methods taught herein. The disclosed methods may be suitably practiced by employing CVD, including plasma-enhanced chemical vapor deposition (PECVD) or thermal CVD, utilizing trisilane vapor and a dopant precursor to form a feed gas that is contacted with a substrate to deposit a doped crystalline Si-containing film onto the substrate within a CVD chamber. The Si-containing film is a single crystalline (e.g., epitaxial) Si film including electrically active dopants as deposited. In some embodiments, a carbon source added to the feed gas to thereby deposit a crystalline electrically doped Si:C film as the Si-containing film. In some embodiments, a germanium source is added to the feed gas to thereby deposit a crystalline electrically doped SiGe or SiGe:C film as the Si-containing film. In some embodiments, an etchant source gas is added to the feed gas to thereby selectively deposit a crystalline Si-containing film. In the following description, reference may be made to the use of trisilane and a dopant precursor to deposit a doped Si or Si-containing film. It will be recognized that those descriptions are also generally applicable to other Si-containing films, e.g., to the deposition of electrically doped Si:C films (involving the use of a carbon source), to the deposition of electrically doped SiGe and SiGe:C films (involving the use of a germanium source) and to selective depositions (involving the use of an etchant source), unless otherwise stated. Thermal CVD is preferred, as deposition can be achieved effectively without the risk of damage to substrates and equipment that attends plasma processing.
  • Trisilane and the Group III/V dopant source (along with a germanium source and/or carbon source, in certain embodiments) are preferably introduced to the chamber in the form of gases or by intermixing to form a feed gas. The intermixing to form the feed gas may take place in the chamber or prior to introduction of the feed gas to the chamber. The total pressure in the CVD chamber is preferably in the range of about 0.001 Torr to about 1000 Torr, more preferably in the range of about 0.1 Torr to about 350 Torr, most preferably in the range of about 0.25 Torr to about 100 Torr. Experiments were conducted with pressures ranging from 0.25 Torr to 100 Torr. In some embodiments, the chemical vapor deposition conditions comprise a chamber pressure of at least about 30 Torr, preferably a chamber pressure in the range of about 30 Torr to about 200 Torr. Chamber pressures of about at least about 500 mTorr were suitable in single wafer, single pass, laminar horizontal flow reactor in which the experiments were conducted, as described below. The chamber pressure may be referred to herein as a deposition pressure. The partial pressure of trisilane is preferably in the range of about 0.0001% to about 100% of the total pressure, more preferably about 0.001% to about 50% of the total pressure. The feed gas can also include a gas or gases other than trisilane, such as other silicon sources, dopant precursor(s) and/or inert carrier gases, but preferably trisilane is the sole source of silicon. The term “dopant precursor(s)” is used herein to refer in a general way to various materials that are precursors to various elements (e.g., carbon, germanium, boron, gallium, indium, arsenic, phosphorous, and/or antimony) that may be incorporated into the resulting deposited film in relatively minor amounts. Examples of suitable carrier gases for the methods described herein include He, Ar, H2, and N2. In certain embodiments, the carrier gas is a non-hydrogen carrier such as He, Ar and/or N2 as described in greater detail below. Preferably, trisilane is introduced to the chamber by way of a vaporizer such as a bubbler used with a carrier gas to entrain trisilane vapor, more preferably by way of a delivery system comprising a bubbler and a gas concentration sensor that measures the amount of trisilane in the carrier gas flowing from the bubbler. Such sensors are commercially available, e.g., Piezocon® gas concentration sensors from Lorex Industries, Poughkeepsie, N.Y., U.S.A.
  • Incorporation of electrically active dopants into Si-containing films by CVD using trisilane is preferably accomplished by in situ doping using Group III/V dopant sources or Group III/V dopant precursors. Preferred precursors for Group III/V dopants are dopant hydrides, including p-type dopant precursors such as diborane and deuterated diborane, and n-type dopant precursors such as phosphine, arsenic vapor, and arsine. Silylphosphines, e.g., (H3Si)3−xPRx, and silylarsines, e.g., (H3Si)3−xAsRx, where x=0−2 and Rx=H and/or deuterium (D), are alternative dopant precursors for phosphorous and arsenic dopants. SbH3 and trimethylindium are examples of dopant precursors for antimony and indium, respectively. Such dopant precursors are useful for the preparation of preferred films as described below, preferably silicon, Si:C, SiGe and SiGe:C films and alloys that are substitutionally doped with boron, phosphorous, antimony, indium, or arsenic.
  • Examples of suitable carbon sources that may be included in the feed gas include without limitation silylalkanes such as monosilylmethane, disilylmethane, trisilylmethane, and tetrasilylmethane and/or alkylsilanes such as monomethyl silane (MMS) and dimethyl silane. In some embodiments, a carbon source comprises H3Si—CH2—SiH2—CH3 (1,3-disilabutane). The feed gas may also contain other materials known by those skilled in the art to be useful for doping or alloying Si-containing films, as desired, such as a supplemental silicon source and/or germanium source. Specific examples of such sources include: silane, disilane and tetrasilane as supplemental silicon sources; germane, digermane and trigermane as germanium sources; and monosilylmethane, disilylmethane, trisilylmethane, tetrasilylmethane, monomethyl silane (MMS), and dimethyl silane as sources of both carbon and silicon.
  • A suitable manifold may be used to supply feed gas(es) to the CVD chamber. The CVD chamber is preferably a single wafer reactor, e.g., a single wafer, horizontal gas flow CVD chamber as described in the illustrated embodiments. Most preferably, the CVD chamber is a single-wafer, single pass, laminar horizontal gas flow reactor, preferably radiantly heated. Suitable reactors of this type are commercially available, and preferred models include the Epsilon™ series of single wafer reactors commercially available from ASM America, Inc. of Phoenix, Ariz. The methods described herein can also be employed in alternative reactors, such as a showerhead arrangement. However, benefits in increased uniformity and deposition rates have been found particularly effective in the horizontal, single-pass laminar gas flow arrangement of the Epsilon™ chambers, employing a rotating substrate, particularly with low process gas residence times. CVD may be conducted by introducing plasma products (in situ or downstream of a remote plasma generator) to the chamber, but as noted above, thermal CVD is preferred.
  • The amount of dopant precursor(s) in the feed gas may be adjusted to provide the desired level of dopant(s) in the Si-containing film. Preferred concentrations of dopant precursor in the feed gas are in the range of about 1 part per billion (ppb) to about 20% by weight based on the total weight of reactive gas (excluding inert carrier and diluent gases). For Group III/V dopants, preferred concentrations of dopant precursor (e.g., pure phosphine, arsine or diborane, or equivalent diluted phosphine, arsine or diborane) in the feed gas are preferably between about 0.1 standard cubic centimeters per minute (sccm) to about 5 sccm, although higher or lower amounts are sometimes preferred in order to achieve the desired property in the resulting film. In the preferred Epsilon™ series of single wafer reactors, dilute mixtures of the Group III/V dopant precursor in a carrier gas can be delivered to the reactor via a mass flow controller with set points ranging from about 10 sccm to about 1000 sccm, depending on desired dopant concentration and dopant gas concentration. Dilution of Group III/V dopant gases can lead to factors of 10−7 to 10−2 to arrive at equivalent pure dopant flow rates. Typically commercially available dopant sources are Group III/V dopant hydrides diluted in H2. However, as described below with respect to FIG. 18, in some embodiments dopant precursors are diluted in a non-hydrogen inert gas. The dilute mixture is preferably further diluted by mixing with trisilane, an etchant source such as chlorine (for selective deposition embodiments), any suitable carrier gas, and any other desired dopant precursor for substitutional doping, such as a strain-influencing precursor (e.g., germanium source such as germane or carbon source such as MMS). Since typical total flow rates for deposition in the preferred Epsilon™ series reactors often range from about 20 standard liters per minute (slm) to about 180 slm, the concentration of the Group III/V dopant precursor used in such a method is generally small relative to total flow.
  • The relative amounts of the various feed gas components may be varied over a broad range depending on the composition desired for the resulting Si-containing film and the deposition conditions employed (e.g., temperature, pressure, deposition rate, etc.), and may be determined by routine experimentation in view of the guidance provided herein. The feed gas components may be intermixed and then delivered to the chamber or substrate, or the feed gas may be formed by mixing the components at or near the substrate, e.g., by supplying the feed gas components to the CVD chamber separately.
  • Thermal CVD is preferably conducted at a substrate temperature that is effective to deposit a crystalline Si-containing film over the substrate. Preferably, thermal CVD is conducted at a temperature in the range of about 350° C. to about 900° C., more preferably about 500° C. to about 800° C. In an embodiment, the chemical vapor deposition conditions comprise a temperature that is at about a transition temperature between substantially mass-transport controlled deposition conditions and substantially kinetically controlled deposition conditions for trisilane. Such trisilane deposition conditions are described in U.S. Pat. No. 6,821,825, which is hereby incorporated by reference and particularly for the purpose of describing trisilane deposition conditions. PECVD is preferably conducted at a temperature in the range of about 300° C. to about 700° C. Those skilled in the art can adjust these temperature ranges to take into account the realities of actual manufacturing, e.g., preservation of thermal budget, deposition rate, different sizes of chambers, including single wafer and batch reactors, preferred total pressures and partial pressures etc. In general, higher partial pressures entail lower temperatures for a given desired result, whether it be deposition rate, layer quality or a combination of the two. The substrate can be heated by a variety of methods known in the art, e.g., resistive heating and lamp heating.
  • Various deposition parameters have been found to affect the incorporation of electrically active dopants into Si-containing films, including: the ratio of trisilane to other silicon sources; the ratio of Group III/V dopant precursor flow rate to trisilane flow rate; the carrier gas flow rate; the deposition pressure; the deposition temperature; and the deposition rate. Surprisingly, it has been found that certain combinations of these parameters are particularly advantageous for achieving relatively high levels of electrically active dopant incorporation into Si-containing films as deposited. In particular, the following combinations are preferred:
    • A relatively high trisilane flow rate (e.g., greater than about 50 mg/min for a single wafer deposition reactor) in combination with at least one of the following: a relatively low flow rate for supplemental silicon sources (e.g., a relatively high ratio of trisilane flow rate to silane flow rate); a relatively low carrier gas flow rate (e.g., a relatively high ratio of trisilane flow rate to hydrogen carrier gas flow rate); a relatively high deposition rate (e.g., preferably at least about 5 nm per minute, more preferably at least about 10 nm per minute, even more preferably at least about 20 nm per minute); a relatively high deposition pressure (e.g., preferably at least about one Torr); a relatively low deposition temperature (e.g., preferably in the range of from about 450° C. to about 650° C.); and a relatively high ratio of Group III/V dopant precursor flow rate to trisilane flow rate (e.g., preferably a diluted arsine (1% in carrier gas) to trisilane flow rate ratio of at least about 0.1 scc/mg).
    • A relatively high deposition pressure (e.g., at least about 1 Torr) in combination with at least one of the following: a relatively low carrier gas flow rate (e.g., about 1 slm to about 50 slm); a relatively high trisilane flow rate (e.g., about 100 mg/min to about 500 mg/min); a relatively high deposition rate (e.g., greater than about 5 nm/min, more preferably at least about 20 nm per minute); and a relatively low deposition temperature (e.g., preferably in the range of from about 450° C. to about 650° C.).
  • FIGS. 1-5 illustrate the effects of various combinations of deposition parameters. The data shown in FIGS. 1-5 was obtained for thermal chemical vapor depositions conducted in an Epsilon™ single wafer reactor (commercially available from ASM America, Inc. of Phoenix, Ariz.) using 1% arsine in H2 as an arsenic precursor to deposit a series of silicon films substitutionally doped with arsenic onto a single crystal silicon substrate.
  • FIG. 1 is a graph of doped silicon film resistivity as a function of dopant precursor (arsine) flow for a series of films deposited using trisilane. The trisilane flow rate was fixed at 50 mg/minute and the arsine flow rate on the x-axis is in units of standard cubic centimeters per minute (sccm) for 1% arsine in H2 (referred to as “dopant number” or “DN” herein). The resistivity values (y-axis, units of Ω/sq) were obtained directly from four-point probe measurements on the deposited films and thus are uncorrected for film thickness. FIG. 1 illustrates the general proposition that film resistivity as a function of arsine flow goes through a minimum, and thus that decreases in resistivity are not necessarily achieved by merely increasing the flow rate of the dopant precursor. This invention is not bound by theory, but it is believed that the increasing resistivity at higher dopant precursor flow rates may be due to the incorporation of an increasing fraction of electrically inactive dopant in the film as arsine flow increased (for a fixed trisilane flow rate).
  • FIG. 2A is a plot of arsenic-doped silicon film resistivity as a function of growth rate for a series of films deposited at a constant flow rate ratio of diluted arsine (1% AsH3 in hydrogen) to trisilane of about 0.2 scc/mg, at a deposition temperature of about 550° C. FIG. 2B is a plot of film deposition rate as a function of trisilane and arsine flow rate at the same constant flow rate ratio. FIGS. 2A and 2B demonstrate that silicon film resistivity values of about 1.0 mΩ·cm or less may be achieved using trisilane by conducting the depositions at a relatively high rate, e.g., at least about 5 nm per minute, more preferably at least about 10 nm per minute. As illustrated in FIG. 2B, the growth rate of electrically doped silicon films is a substantially linear function of the flow rate of trisilane and the diluted Group III/V dopant precursor (1% AsH3/H2 in the illustrated embodiment), and thus the growth or deposition rate may be controlled by manipulating the trisilane flow rate. The silicon film resistivity values may also be controlled by manipulating the trisilane flow rate, e.g., to obtain silicon film resistivity values of about 1.0 mΩ·cm or less, about 0.7 mΩ·cm or less, or about 0.5 mΩ·cm or less, as illustrated in FIG. 2A. Relatively high flow rate ratios of the Group III/V dopant precursor (arsine in the illustrated embodiment) to trisilane are preferred. For example, the flow rate ratio of a dopant precursor (diluted to 1% in a carrier gas) to trisilane is preferably at least about 0.1 scc/mg, more preferably at least about 0.2 scc/mg, even more preferably at least about 0.3 scc/mg. Those skilled in the art may make appropriate flow rate adjustments for other Group III/V dopant precursor dilutions.
  • FIG. 3 is a plot of As concentration as a function of depth (by SIMS) for three films deposited using trisilane (50 mg/min) and diluted arsine (1% in H2) at a deposition temperature of 600° C. (growth rate of 120 nm/min) at three different arsine flow rates (DN's of 20, 50 and 200). As indicated in FIG. 3, the As concentration in the film was 1 E20 cm−3 (resistivity of 0.92 mΩ·cm) at the lowest flow rate (DN=20), increasing to 2.5 E20 cm−3 (resistivity of 0.54 mΩ·cm) at a higher flow rate (DN=50) and increasing still further to 6.3 E20 cm−3 (resistivity of 0.43 mΩ·cm) at the highest flow rate (DN=200).
  • FIG. 4 is a plot of As concentration as a function of depth (by SIMS) for three films deposited using trisilane (50 mg/min) and diluted arsine (1% in H2) at a deposition temperature of 550° C. (growth rate of 36 nm/min) at three different arsine flow rates (DN's of 10, 50 and 100). As indicated in FIG. 4, the As concentration in the film was 6 E19 cm−3 (resistivity of 1.07 mΩ·cm) at the lowest flow rate (DN=10), increasing to 3 E20 cm−3 (resistivity of 0.46 mΩ·cm) at a higher flow rate (DN=50) and increasing still further to 5.2 E20 cm−3 (resistivity of 0.41 mΩ·cm) at the highest flow rate (DN=100).
  • FIGS. 3 and 4 illustrate that the combination of a relatively high growth rate (resulting from a relatively high trisilane flow rate) in combination with a relatively high Group III/V dopant precursor flow rate results in very high levels of in situ substitutional Group III/V dopant incorporation into the Si-containing film. In preferred embodiments, substitutional Group III/V dopant levels in Si-containing films are about 1×1020 atoms cm−3 or higher, more preferably about 3×1020 atoms cm−3 or higher, even more preferably about 4×1020 atoms cm−3 or higher. Resistivity values for doped crystalline Si-containing films (e.g., doped epitaxial Si films) are preferably about 1.0 mΩ·cm or less, more preferably about 0.7 mΩ·cm or less, even more preferably about 0.5 mΩ·cm or less, most preferably about 0.4 mΩ·cm or less. This invention is not bound by theory, but it is believed that the use of trisilane as described herein enables are very high fraction of the electrical dopant to be incorporated substitutionally into the silicon, thus minimizing the incorporation of electrically inactive species. Preferred doped crystalline Si-containing films contain less than about 3×1019 atoms cm−3 of an electrically inactive dopant, more preferably less than about 3×1019 atoms cm−3 of an electrically inactive dopant, even more preferably less than about 1×1019 atoms cm−3 of an electrically inactive dopant.
  • FIG. 5 is a plot illustrating the effect of deposition temperature on growth rate for a series of silicon films deposited using trisilane and arsine. The flow rate of the trisilane was relatively high, about 200 mg/min. The other deposition parameters (e.g., arsine flow rate, deposition pressure and carrier gas flow rate) were controlled so that all of the resulting As-doped films contained about the same amount of substitutional As (about 5E20 cm−3). As indicated in FIG. 5, high growth rates and high levels of substitutional As incorporation were obtained at relatively low deposition temperatures over the range of 500° C. to 600° C. Within that temperature range, higher growth rates were observed at higher deposition temperatures. FIG. 5 illustrates that the combination of relatively high trisilane flow rates and relatively low deposition temperatures results in high growth rates and very high levels of in situ substitutional Group III/V dopant incorporation into Si-containing films as deposited. Thus, the use of trisilane as described herein, e.g., to deposit in situ doped single crystalline Si-containing films, allows thermal budgets to be conserved by reducing the deposition temperature and by reducing or eliminating dopant activation anneals.
  • As mentioned above, the aforementioned electrically-doped single crystalline Si-containing films may further comprise another substitutional dopant, e.g., a strain-modifying substitutional dopant such as carbon and/or germanium. In general, the presence of substitutional carbon results in scattering that tends to increase resistivity, as compared to an otherwise similar electrically-doped single crystalline Si-containing film that does not contain substitutional carbon. However, when deposited using trisilane as described herein, it has been found that such electrically-doped single crystalline Si-containing films may still have surprisingly low resistivities, despite the presence of the carbon. For example, when doped with an electrically active dopant, the crystalline Si-containing films comprising substitutional carbon may have a resistivity of about 1.0 mΩ·cm or less, preferably about 0.7 mΩ·cm or less. In experiments, a lattice spacing of about 5.323 Å (as measured by X-ray diffraction) has now been achieved for arsenic-doped Si:C deposited from trisilane, arsine and MMS. This lattice spacing of 5.323 Å corresponds to a substitutional carbon level of about 3.25%.
  • For example, FIG. 6A is a graph showing percent substitutional carbon as a function of growth rate (nm/min) for silicon films substitutionally doped with both carbon and arsenic. FIG. 6A also shows the resistivity of those films (units of mΩ·cm, also left axis). FIG. 6A demonstrates that Si-containing films may be deposited that contain various levels of substitutional carbon (e.g., about 1.7 atomic % to about 3.25 atomic % in the illustrated embodiments) and that contain various amounts of an electrically active dopant (arsenic in the illustrated embodiment). The combination of the electrically active dopant and the substitutional carbon produces films having desirably low resistivity values (e.g., about 0.7 mΩ·cm to about 1.45 mΩ·cm in the illustrated embodiments).
  • FIG. 6B shows the growth rate of electrically-doped Si:C films as a function of trisilane flow rate (mg/min). The plots shown in FIGS. 6A-6B demonstrate that high levels of substitutional carbon and low resistivities may be achieved using trisilane by carrying out the depositions at a relatively high deposition or growth rate, e.g., at least about 5 nm/min. As illustrated in FIG. 6B, the growth rates may be controlled, e.g., by controlling the trisilane flow rates and deposition temperatures, to produce electrically doped crystalline Si-containing films that comprise various levels of carbon, e.g., 2.5% or greater substitutional carbon, preferably 2.6% or greater substitutional carbon, more preferably 2.7% or greater substitutional carbon. In some embodiments, the electrically doped crystalline Si-containing films may comprise even higher levels of carbon, e.g., 2.8% or greater substitutional carbon, preferably 2.9% or greater substitutional carbon, more preferably 3.0% or greater substitutional carbon, as indicated in FIG. 6. The crystalline Si-containing films are preferably single crystalline, e.g., epitaxial. The data shown in FIGS. 6A-6B was obtained by maintaining the relative flow rates of arsine, carbon source (MMS) and diluted arsine (1% in H2) at a constant level, relative to one another. Thus, in these embodiments, growth rate was controlled by increasing the trisilane flow rate, while increasing the flow rates of MMS and arsine to maintain a fixed trisilane:MMS:arsine flow rate ratio.
  • Electrically doped crystalline Si-containing films comprising relatively high levels of substitutional carbon (e.g., films comprising 2.4% or greater substitutional carbon) may exhibit various levels of tensile stress because the substitutional carbon atoms are smaller than the silicon atoms that they replace in the crystalline silicon lattice structure. In an embodiment, an electrically doped single crystalline silicon film comprising 2.4% or greater substitutional carbon has a tensile stress of about 1.0 GPa or greater, e.g., about 1.5 GPa or greater, preferably about 1.7 GPa or greater, more preferably about 1.85 GPa or greater, even more preferably about 2.0 GPa or greater. The stress may be determined in any particular direction within the film. For example, for overlying silicon films comprising substitutional carbon that are deposited onto underlying crystalline silicon substrates, the overlying silicon film may exhibit a perpendicular stress (i.e., stress measured perpendicular to the film/substrate interface) that is different from the parallel stress (i.e., stress measured parallel to the film substrate interface). See, e.g., FIG. 3.1 at page 62 of the aforementioned article by Hoyt.
  • Stress may also be introduced by heteroepitaxial deposition of the electrically doped Si:C film onto a suitable substrate. For example, an arsenic-doped Si:C film having a substitutional carbon level of about 3.25 atomic % (lattice spacing of 5.323 Å) may be deposited onto a single crystal silicon substrate. When constrained to such a template (having a lattice spacing of about 5.43 Å), the tensile stress in such a Si:C film amounts to 2.06 GPa. The stress may be varied by appropriate selection of the substrate and the amount of substitutional carbon in the Si:C film. In various embodiments, the stress produced in a electrically doped Si:C film is preferably between 1 GPa and 3 GPa. When the electrically doped Si:C is deposited to less than the critical thickness of the material, the deposited layer remains tensile stressed. In an embodiment, an electrically doped Si:C or SiGe film is configured to exert a strain on an adjacent layer. For example, a compressive strain may be exerted on a silicon film that is deposited onto an electrically doped relaxed Si:C layer. In an embodiment, an electrically doped Si:C film formed in a recessed source/drain region exerts a tensile strain on a silicon channel formed between the source and drain, as described in greater detail below. Such configurations may be used in various applications, e.g., to improve electron mobility for NMOS devices.
  • FIG. 7 shows a graph of substitutional carbon content in an arsenic-doped Si:C film as a function of MMS flow rate, at a constant trisilane flow rate (200 mg/min) and at a constant arsine flow rate (100 sccm). The data plotted in FIG. 7 shows that higher substitutional carbon levels are obtained at higher MMS flow rates under these conditions. Because the trisilane flow rate was constant and the carbon source (MMS) flow rate was varied, FIG. 7 illustrates the effect on substitutional carbon content of varying the flow rate ratio of carbon source to trisilane. As the flow rate ratio of MMS to trisilane increased, the amount of substitutional carbon in the resulting film increased relatively linearly.
  • FIG. 8 shows a graph of substitutional carbon content and resistivity as a function of diluted arsine flow rate (1% in H2) for the deposition of an arsenic-doped Si:C film at a constant trisilane flow rate (200 mg/min) and at a constant MMS flow rate (300 sccm). The data plotted in FIG. 8 demonstrates that relatively high substitutional carbon levels (greater than about 2.0% for the illustrated embodiments) and relatively low resistivities (less than about 0.8 mΩ·cm in the illustrated embodiments) may be obtained over a broad range of arsine flow rates.
  • FIGS. 9A-9D illustrate the effects of temperature and growth rate on the properties of electrically doped Si:C films deposited using trisilane, a carbon source (MMS in the illustrated embodiments) and a Group III/V dopant source (arsine in the illustrated embodiments). FIG. 9A is an Arrhenius plot illustrating the effect of temperature on film growth rate, showing that higher growth rates are generally obtained at higher deposition temperatures. FIG. 9B is a plot illustrating the effect of growth rate (a function of deposition temperature, see FIG. 9A) on substitutional carbon content and resistivity, showing that higher levels of substitutional carbon and higher resistivities are generally obtained at higher growth rates. This invention is not bound by theory, but it is believed that the higher resistivities result from increased scattering that occurs at the higher levels of substitutional carbon. FIG. 9C is another Arrhenius plot illustrating the effect of deposition temperature on substitutional carbon content. FIG. 9D is another Arrhenius plot illustrating the effect of temperature on resistivity, showing that higher levels of resistivity are generally obtained at higher deposition temperatures.
  • FIGS. 2, 6 and 9 demonstrate that the use of trisilane enables relatively high rate depositions that in turn enable surprisingly high levels of substitutional doping. The observed similarities in doping behavior, despite the known differences among carbon and arsenic, demonstrate that deposition methods using trisilane as taught herein are relatively insensitive to the nature of the dopant or dopant precursor. Thus, the relatively high rate deposition methods using trisilane that are described herein are applicable to a wide variety of dopants (such as carbon, germanium and electrically active dopants), and to the incorporation of those dopants into a wide variety of Si-containing materials (such as Si, Si:C, SiGe, SiGe:C, etc.). Routine experimentation may be used to high rate deposition conditions applicable to a particular Si-containing material.
  • The thickness of an electrically doped single crystalline silicon film comprising a strain-modifying substitutional dopant such as carbon or germanium as described herein is preferably less than a critical film thickness. Those skilled in the art understand that a critical film thickness is a film thickness at which a strained film relaxes under a particular set of conditions. As the concentration of substitutional dopant increases, the critical thickness generally decreases. Films having a thickness less than the critical thickness typically remain strained under those conditions. For example, an electrically doped single crystalline silicon film comprising about 1.8% substitutional carbon may have a critical thickness of about 200 nm at about 500° C., whereas an otherwise similar film comprising 3.5% substitutional carbon may have a critical thickness of about 25-30 nm at that temperature. Films having a thickness that is less than a critical thickness for that film will tend to remain strained unless or until sufficiently perturbed (e.g., exposed to sufficient heat to cause relaxation). A relaxed Si-containing film comprising a strain-modifying substitutional dopant such as carbon or germanium may be used to exert strain on an adjacent layer, e.g., a heteroepitaxial film deposited thereover.
  • The methods described herein for the incorporation of substitutional electrical dopants and carbon into silicon may also be used to incorporate substitutional carbon into SiGe and to incorporate substitutional Ge into silicon. For example, in an embodiment, a deposition using trisilane, a Group III/V dopant precursor, a germanium source and chlorine is effective for incorporating germanium substitutionally into selectively deposited, electrically doped epitaxial films, e.g., for creating strain within SiGe layers. Under preferred deposition conditions, germanium incorporation levels can be between about 1% and 99%, typically between 17% and 50%, often between about 20% and about 50%, and more particularly between about 20% and 40%. The resulting SiGe films may be used in various applications, e.g., to remain strained themselves, to relax and be used to induce a tensile strain on an overlying heteroepitaxial silicon layer, or to exert a compressive stress on a channel.
  • As is known in the art, the lattice constant for single crystal silicon is about 5.431 Å, whereas single crystal germanium has a lattice constant of 5.657 due to the larger size of the germanium atoms. The deviation from silicon's natural lattice constant resulting from substitutional germanium incorporation introduces strain that advantageously improves electrical carrier mobility in semiconductors, improving device efficiency. When the SiGe is deposited to less than the critical thickness of the material, the deposited layer remains compressively strained and hole mobility is improved for PMOS devices. In such a case, the deposited SiGe layer can be selectively formed, e.g., over an entire active area and can define the channel, or it can act as a relaxed template for forming a compressively strained layer thereover, which can then itself serve as a channel region.
  • In the embodiments of FIGS. 10-15 (described below), however, the electrically doped Si:C or SiGe layer is selectively formed in recessed source/drain regions 20, and is preferably deposited under conditions (thickness, temperature) that maintain stress. The larger lattice constant of a SiGe material filling the S/D recesses exerts compressive strain on the channel region 22 therebetween, whereas the smaller lattice constant of a Si:C material filling the S/D recesses exerts a tensile strain on the channel region 22 therebetween. Preferably a dopant hydride is added to the feed gas, in addition to trisilane, etchant source and a carbon or germanium source. Preferably a n-type dopant, and more preferably arsenic or phosphorous, is employed. A electrically doped Si-containing film comprising substitutional Ge may also be formed in source/drain regions by a blanket deposition and etching sequence, in a manner similar to that illustrated in FIG. 16 for Si:C.
  • The processes described herein are useful for depositing electrically doped Si-containing films on a variety of substrates, and selective versions of such depositions are particularly useful for depositing Si-containing films over mixed substrates having mixed surface morphologies. As noted above, the term “mixed substrate” is known to those skilled in the art, see U.S. Pat. No. 6,900,115.
  • An embodiment provides a method for selectively depositing an electrically doped strained single crystalline Si:C or SiGe film onto the single crystal region(s) of a mixed substrate. In addition to the uniformity and high quality films obtained by use of trisilane, as disclosed, e.g., in U.S. Pat. No. 6,821,825, it has been found that excellent selectivity can be obtained by the use of trisilane in combination with an etchant, e.g., a halogen-containing etchant, preferably a chlorine-containing etchant such as HCl or chlorine gas (Cl2). Experiments have shown that selectivity can be 100% (i.e., with zero deposition on surrounding insulators such as silicon oxide and silicon nitride). Moreover, this selectivity can be obtained without the addition of additional etchant species. HCl may be provided as an etchant to selective silicon-based deposition processes, where the etch effects upon slow-nucleating deposition on amorphous (typically insulating) surfaces is greater than the etch effects on exposed semiconductor surfaces. Chlorine is preferred as HCl is notoriously difficult to purify and typical commercial sources of HCl introduce excessive moisture into the deposition process. Such moisture can lower the conductivity of deposited films, and cause unacceptable levels of defects in epitaxial deposition. Accordingly, the use of a feed gas comprising trisilane, a carbon source and chlorine advantageously achieves high levels of selectivity without added etchants, and particularly without HCl.
  • Preferably, the feed gas is introduced to the chamber along with a hydrogen carrier gas, using a relatively high trisilane flow rate and a relatively low hydrogen flow rate, as compared to standard use of silane as the sole silicon precursor. The flow rate of the carbon or germanium is selected to achieve the desired level of incorporation of substitutional carbon or germanium, respectively, as discussed above. For example, in a preferred embodiment thermal CVD is carried out in an Epsilon E2500™, E3000™ or E3200™ reactor system (available commercially from ASM America, Inc., of Phoenix, Ariz.) using a trisilane flow rate of about 5 mg/min to 2,000 mg/min, more preferably between about 10 mg/min and 200 mg/min, and a MMS or germane flow rate of about 4 sccm to about 4,000 sccm. Ratios of carbon or germanium source flow rates to trisilane flow rates are preferably in the range of from about 0.5 scc/mg to about 8.0 scc/mg, more preferably from about 0.9 scc/mg to about 3.0 scc/mg. The hydrogen flow rate may be about 40 standard liters per minute (slm) or less, preferably about 10 slm or less, more preferably about 5 slm or less, and the deposition temperature may be in the range of about 450° C. to about 700° C., more preferably about 500° C. to about 650° C. Hydrogen gas flow rates are preferably minimized during deposition with trisilane/chlorine gas. Etchant flow rates are preferably 20-200 sccm. Experiments were carried out with trisilane flows of 25-400 mg/min, H2 carrier flow rates of 0-4 slm, and chlorine flow rates of 25-200 sccm. Group III/V dopant precursor flow rates are typically in the range of from about 5 sccm to about 500 sccm, depending on the nature of the dopant source and the relative flow rates of the other components. For example, for phosphorus doping, dopant hydride (precursor) flow rates are preferably from 10-200 sccm of dilute phosphine (1% PH3 in H2).
  • FIG. 10 is a schematic cross-sectional view showing a substrate 10 comprising a silicon wafer in the illustrated embodiment. The substrate 10 can include an epitaxial layer formed over a wafer or an SOI substrate. Field isolation regions 12 have been formed by conventional shallow trench isolation (STI) techniques, defining active areas 14 in windows among the STI elements. Alternatively, any suitable method can be used to define field insulating material, including local oxidation of silicon (LOCOS) and a number of variations on LOCOS or STI. It will be understood that several active areas are typically defined simultaneously by STI across the substrate 10, and that the STI often forms a web separating transistor active areas 14 from one another. The substrate is preferably background doped at a level suitable for channel formation.
  • FIG. 11 illustrates the substrate 10 after formation of a gate electrode 16 over the active area 14. While illustrated as a traditional silicon electrode, surrounded by insulating (typically silicon nitride) spacers and cap layers, and separated from the underlying substrate 10 by a gate dielectric layer 18, it will be understood that the transistor gate stack can have any of a variety of configurations. In some process flows, for example, the spacers can be omitted. In the illustrated embodiment, the definition of the gate electrode 16 defines source and drain regions 20 on either side of the transistor gate electrode 16 within the active area 14. The gate electrode 16 also defines a channel region 22 under the gate electrode 16 and between the source and drain regions 20.
  • FIG. 12 illustrates the result of an etch step that selectively removes exposed silicon. Preferably a reactive ion etch (RIE) is employed to ensure vertical sidewall definition and minimal damage to exposed oxide and nitride materials. Preferably the depth of the recesses is less than the critical thickness of the layer to be deposited in the recess although strain on the channel can also be obtained by deposition greater than the critical thickness. As the exposed silicon is essentially the source and drain (S/D) regions 20 of the active area 14, the etch is referred to as a source/drain recess. It will be understood that, in some arrangements, a first step of clearing the thin dielectric over the source/drain regions may be employed.
  • FIG. 13 shows the result of refilling the recessed S/D regions 20 with a selective deposition process. In particular, the exposed semiconductor surfaces are cleaned, such as with an HF vapor or HF last dip, leaving a pristine surface for epitaxy thereover. Trisilane and chlorine are intermixed to form a feed gas that is introduced as described above, along with a Group III/V dopant precursor. Preferably, for the embodiment of FIGS. 10-15, a strain-modifying amount of substitutional dopant source that comprises carbon or germanium is also introduced to produce a substitutionally doped film that creates strain on the channel region, as described in more detail below. An electrically doped Si:C or SiGe heteroepitaxial layer 30 grows selectively in the S/D regions 20 and exerts strain on the channel region 22. In the illustrated embodiment, the heteroepitaxial film 30 is approximately flush with the surface of the channel region 22. As illustrated, the selective deposition minimizes or avoids deposition over the amorphous regions, e.g., over the insulators include field isolation regions 12 (generally a form of silicon oxide) and the spacers cape on the gate electrode 16 (typically silicon nitride).
  • FIG. 14 illustrates an optional extension of the selective deposition to form elevated S/D regions 20 with the extended heteroepitaxial film 32. As the portion of the extended film 32 below the surface of the channel region 22 exerts lateral stress on the channel region 22, the portion above the surface of the substrate need not include as much or any lattice deviation from the natural silicon lattice constant. Accordingly, any germanium or carbon source gases, as the case may be, can be tapered or halted for the portion of the selective deposition above the surface of the channel region 22, and trisilane, Group III/V dopant precursor and chlorine flows continued.
  • The elevated S/D structure 32 of FIG. 14 advantageously provides additional silicon material above the surface of the substrate 10. As is known in the art, through subsequent processing, insulating layers are deposited and contacts are made through the insulating film to the source and drain regions 20. The additional silicon material facilitates formation of silicide contacts, which reduce contact resistance (form ohmic contacts). Accordingly, nickel, cobalt or other metal is deposited into the contact hole and allowed to consume the excess silicon without disturbing electrical properties of shallow junctions for the underlying source/drain regions.
  • FIG. 15 shows another embodiment, in which the structure of FIG. 11 is subjected to the selective deposition using trisilane, Group III/V dopant precursor and an etchant source, without the intervening S/D recess step. In this case, the selective deposition serves only to raise the source and drain regions, providing excess doped silicon 34 to permit consumption by contact silicidation without destroying shallow junctions.
  • Advantageously, the selective nature of the trisilane/Group III/V dopant precursor/halogen-containing etchant process obviates subsequent pattern and etch steps to remove excess deposition from over field regions. Even imperfect selectivity can advantageously permit use of a timed wet etch to remove unwanted deposition over insulating surfaces, rather than requiring an expensive mask step. Furthermore, superior film quality is obtained at relatively high deposition rates, improving throughput. For example, certain process embodiments may be used to selectively deposit phosphorous-doped Si using trisilane, phosphine and chlorine to form, e.g., an emitter structure of a heterobipolar transistor (HBT). Other selective deposition process embodiments may be used to form an elevated source/drain (ESD) structure, a contact plug for DRAM and/or SRAM, using e.g., trisilane, phosphine and chlorine at a deposition temperature of about 550° C.
  • An electrically doped Si:C or SiGe layer may be selectively formed in recessed source/drain regions 20 as discussed above. However, the Si:C or SiGe layer may also be formed by a process that involves a blanket deposition of the Si:C or SiGe layer, followed by etching so that single crystalline Si:C or SiGe remains in the recessed source/drain regions 20. An embodiment of such a process is illustrated by the sequence shown in FIGS. 16A-16C. FIG. 16A is identical to the structure shown in FIG. 12 and may be formed in the same manner. In contrast to the selective deposition process illustrated in FIG. 13 however, FIG. 16B shows the result of a blanket deposition process in which an electrically doped heteroepitaxial Si:C film 30 fills the source/drains regions 20, and in which a electrically doped polycrystalline Si:C film 30 a is deposited over the field isolation regions 12 and the gate electrode 16. The methods described above for depositing an electrically doped single crystalline silicon film that comprises substitutional carbon may be employed to deposit the electrically doped single crystalline Si:C film 30 and the electrically doped polycrystalline SiC film 30 a. The electrically doped single crystalline Si:C film 30 is preferably deposited under conditions (thickness, temperature) that maintain stress. As discussed above, the smaller lattice constant of the Si:C material filling the source/drain recesses exerts tensile strain on the channel region 22 therebetween. Preferably, electrical doping is accomplished by adding a dopant hydride to the feed gas, in addition to the trisilane and carbon source. Preferably arsine or phosphine are employed.
  • FIG. 16C is similar to FIG. 13 above, except that the depicted structure results from removing the polycrystalline Si:C film 30 a using etching conditions that are selective for the removal of polycrystalline silicon against single crystal silicon. Such etching conditions are known to those skilled in the art.
  • The process illustrated in FIG. 16 may be used in various situations in which it is desirable to exert a tensile stress on a single crystalline Si-containing region (such as the channel region 22), and particularly to increase the carrier mobility in the tensile stressed region (the region to which the tensile stress is applied, such as the channel region 22). Preferably, the carrier mobility (e.g., hole mobility or electron mobility) is increased by at least about 10%, more preferably by at least about 20%, as compared to a comparable region that is substantially identical to the tensile stressed region except that it is not tensile stressed.
  • FIG. 17 illustrates a phosphorous-doped epitaxial Si film 165 formed by non-selective deposition onto a single crystal Si substrate 170. In the illustrated embodiment, the Si film 165 is deposited at a deposition rate of about 90 nm/min using a trisilane flow rate of 100 mg/min, a carrier gas (hydrogen) flow rate of 2 slm, a diluted phosphine (1% in H2) flow rate of 100 sccm, and a deposition pressure of about 60 Torr. The resulting Si film 165 contains about 5×1020 atoms cm−3 of phosphorous and has a resistivity of about 0.4 mΩ·cm.
  • An embodiment provides a doped crystalline Si-containing film comprising at least about 3×1020 atoms cm−3 of an n-dopant and having a resistivity of about 0.7 mΩ·cm or less. Such a film made by made by the methods described herein, and thus may contain substitutional carbon or germanium. Preferred doped crystalline Si-containing films have a resistivity of about 0.5 mΩ·cm or less, more preferably about 0.4 mΩ·cm or less. In an embodiment, the doped crystalline Si-containing films comprise least about 4×1020 atoms cm−3 of the n-dopant. As discussed above, the doped crystalline Si-containing film may comprise less than about 3×1019 atoms cm−3 of an electrically inactive dopant, more less than about 2×1019 atoms cm−3 of an electrically inactive dopant, even more preferably less than about 1×1019 atoms cm−3 of an electrically inactive dopant. Preferably, the n-dopant comprises phosphorous or arsenic.
  • In another embodiment, an integrated circuit comprises a doped crystalline Si-containing film as described herein, e.g., a doped crystalline Si-containing film comprising at least about 3×1020 atoms cm−3 of an n-dopant and having a resistivity of about 0.7 mΩ·cm or less or variants thereof as described immediately above. For example, an embodiment provides an integrated circuit comprising a first electrically doped single crystalline Si-containing region and a second electrically doped single crystalline Si-containing region, at least one (preferably both) of the first single crystalline Si-containing region and the second single crystalline Si-containing region comprising an amount of substitutional carbon effective to exert a tensile stress on a third electrically doped single crystalline Si-containing region positioned between the first single crystalline Si-containing region and the second single crystalline Si-containing region, the third electrically doped single crystalline Si-containing region exhibiting an increase in carrier mobility of at least about 10% as compared to a comparable unstressed region. The integrated circuit may comprise one or more transistors in which the first electrically doped single crystalline Si-containing region comprises a source, the second electrically doped single crystalline Si-containing region comprises a drain, and the third electrically doped single crystalline Si-containing region comprises a channel. An example of such a transistor is illustrated in FIG. 14C, in which the first and second Si-containing regions comprise the source/drain 30, and the third single crystalline Si-containing regions comprises the channel 22. In another embodiment, the integrated circuit comprises a contact (e.g., a contact block) that comprises the doped crystalline Si-containing film. In another embodiment, the integrated circuit comprises an epitaxial emitter that comprises the doped single crystalline Si-containing film. The doped crystalline Si-containing films described herein may be used to form various doped silicon structures used in a variety of semiconductor fabrication, MEMS device fabrication and flat panel display applications, including the integrated circuit structures described above, by adapting known fabrication methods in view of the guidance provided herein.
  • Deposition of Si-containing films using trisilane as described herein can offer significant advantages over the use of conventional silicon sources when conducted as described herein. For example, at a given deposition temperature, deposition of Si-containing films using trisilane preferably proceeds at a rate that is significantly faster than when silane is used instead of trisilane. A preferred embodiment provides a high rate deposition method in which trisilane is delivered to the substrate surface at a delivery rate of about 50-200 mg/min. Under thermal CVD conditions, preferably at a deposition temperature in the range of about 500° C. to about 800° C., practice of this embodiment results in relatively fast deposition of the electrically doped Si-containing material (as compared to other silicon sources), preferably at a rate of about 50 Å per minute or higher, more preferably about 100 Å per minute or higher, even more preferably about 200 Å per minute or higher. In some embodiment, even higher deposition rates may be obtained, e.g., about 400 Å per minute or higher, more preferably about 800 Å per minute or higher, even more preferably about 1,000 Å per minute or higher. The higher deposition rates, in turn, permit high levels of substitutional (electrically active) dopant incorporation in the as-deposited films, allowing elimination or reduction of the extent of subsequent dopant activation anneals.
  • Preferred electrically doped Si-containing films have a thickness that is highly uniform across the surface of the film. When deposition is conducted using trisilane as described herein, the percent thickness non-uniformity for the resulting electrically doped Si-containing films is preferably about 2% or less. Depending on the mean thickness of the film, additional values for percent thickness non-uniformity may be preferred as shown in Table 1 below. Each value for % thickness non-uniformity shown in Table 1 is to be understood as if preceded by the word “about.”
    TABLE 1
    Preferred More Preferred Most Preferred
    Range of % Range of % Range of %
    Mean Film Thickness Non- Thickness Non- Thickness Non-
    Thickness Uniformity Uniformity Uniformity
    >150 <10 <6 <2
    100-150 <10 <7 <3
    50-99 <15 <8 <4
    <50 <20 <10 <5
  • In general, measurements of film thickness uniformity for a film deposited under a particular set of process conditions can be made by depositing the film on a uniform or mixed substrate having a diameter in the range of about 200 mm to about 300 mm. Film thickness uniformity is determined by making multiple-point thickness measurements along a randomly selected diameter (with no measurements being taken within a 3 mm exclusion zone at the wafer periphery), determining the mean thickness by averaging the various thickness measurements, and determining the root mean square (rms) variability. A preferred instrument for measuring film thickness utilizes an Optiprobe™ from Thermawave, and a preferred measurement method involves using such an instrument to measure the film thickness at 49 points along a randomly selected wafer diameter. In practice, thickness variability is typically obtained directly from the instrument following such a measurement, and thus need not be calculated manually. To enable comparisons, the results can be expressed as percent non-uniformity, calculated by dividing the rms thickness variability by the mean thickness and multiplying by 100 to express the result as a percentage. When measuring thickness uniformity of a film having a surface that is not accessible to such a measurement, e.g., a film onto which one or more additional layers have been applied, or a film contained within an integrated circuit, the film is cross sectioned and examined by electron microscopy. The film thickness is measured at the thinnest part of the cross sectioned film and at the thickest part, and the range in thickness measurements (e.g., ±6 Å) between these two points is then divided by the sum of the two measurements. This non-uniformity is expressed as a percentage herein.
  • In addition, the compositional uniformity of preferred electrically doped crystalline Si-containing films made in accordance with the methods described herein is materially improved as compared to corresponding films made without the use of trisilane. This invention is not bound by any theory of operation, but it is believed that the electrically doped Si-containing films have a degree of compositional uniformity that is better than corresponding Si-containing films deposited using conventional precursors such as silane, dichlorosilane (DCS) or trichlorosilane (TCS). Furthermore, crystalline (e.g., single crystalline or polycrystalline) electrically doped Si-containing alloys containing relatively high levels of substitutional dopants as deposited can be prepared by the methods described herein. For example, crystalline SiGe preferably contains about 10 atomic % Ge or greater, more preferably about 20 atomic % Ge or greater, even more preferably about 30 atomic % Ge or greater. Crystalline Si:C preferably contains between about 1% and 3.5% of carbon. Crystalline Si preferably contains at least about 3×1020 atoms cm−3 of a Group III/V dopant, more preferably at least about 4×1020 atoms cm−3, even more preferably at least about 5×1020 atoms cm−3.
  • In accordance with another aspect of the invention, a non-hydrogen carrier gas is preferably employed in combination with a Group III/V dopant precursor, etchant gas, trisilane gas and, optionally, a carbon or germanium source, as described above. Hydrogen gas (H2) is the most popular carrier gas employed in vapor deposition for semiconductor processing, and particularly in epitaxial deposition. There are several reasons for the popularity of H2. H2 can be provided with a high degree of purity. Furthermore, the thermal properties of hydrogen are such that it does not have as great a thermal effect on the wafer. Additionally, hydrogen has a tendency to act as a reducing agent, such that it combats the formation of native oxide that results from less than perfect sealing of the reaction chamber.
  • However, particular advantages have now been found from employing a non-hydrogen carrier gas in the Group III/V dopant precursor/trisilane/etchant deposition system described herein. Preferably helium (He), argon (Ar), neon (Ne), xenon (Xe) or nitrogen gas (N2), or a combination of such inert gases, is employed in place of hydrogen. In the illustrated embodiment, He is employed, as it has thermal behavior close to that of H2 and thus entails less tuning of the reactor for the adjustment from use of H2 carrier gas.
  • There are a number of possible reaction mechanisms in the preferred trisilane/chlorine/hydrogen system described hereinabove, including the following:
    (1) Si (s)+Cl2 (g)→SiCl2 (g) etching
    (2) Si3H8 (g)→H3SiSiH: (g)+SiH4 (g) trisilane dissociation
    (3) H3SiSiH: (g)→H2Si=SiH2 (g)
    (4) SiH2 (g)+SiCl2 (s)→2 Si (s)+2 HCl (g) deposition
    (5) Si (s)+2 HCl
    Figure US20060205194A1-20060914-P00900
    SiCl2 (g)+H2 (g) balance of deposition and etching
    (6) 2 PH3 (g)→2 P (s)+3 H2 (g) doping
    (7) PH3 (g)+6 Cl (s) →PCl3 (g)+3 HCl (g)+free surface sites
    (8) Cl2 (g)+H2 (g)→2 HCl (g)
    Comparison: SiH2Cl2 (g) →SiCl2 (g)+H2 (g) DCS decomposition
  • Equation (1) represents an etching reaction in the system. In addition to providing etching (which is needed for selectivity to be maintained), equation (1) also produces a reactant for equation (5) that will tend to produce silicon deposition. Equation (5) represents a balance between reaction to the right (etching) and reaction to the left (deposition). Preferably conditions are such that etching dominates over insulating surfaces while deposition dominates over semiconductor windows. Without wanting to be limited by theory, it is desirable to provide a sufficient concentration of chlorine gas to produce etching for selectivity, while producing Si:Cl2 that provides for deposition.
  • However, when free H2 is present as a carrier gas (i.e., in large quantities), reaction (8) will take place, generating HCl. Increasing the concentration of HCl in the system drives both deposition/etch equations (4) and (5) in the direction of etching, thus driving down deposition rates for any given “tuned” process. A tuned process represents one in which the reactant concentrations have been tuned to achieve selective deposition.
  • Equation (7) illustrates yet another desirable reaction that is depressed by generation of HCl due to the presence of H2 carrier gas. Equation (7) illustrates gettering of chloride adsorbed on the wafer surface. Dopant hydrides, such as arsine, phosphine and diborane (phosphine shown) tend to react with surface chlorine atoms and form volatile byproduct(s), such that surface reaction sites are freed for depositions. As with equations (4) and (5), however, increasing the HCl concentration tends to depress the desirable gettering reaction by shifting the equilibrium for equation (7) to the left.
  • Accordingly, the use of a non-hydrogen carrier gas (which is generally the dominant gas in the system) will: avoid the consumption of Cl2 by equation (8) and thereby avoid depressing the deposition reactions (4), (5) and the gettering reaction (7). FIG. 18, reproduced from Violette et al., J. Electrochem. Soc., Vol. 143 (1996), pp. 3290-3296 and O'Neill et al., J. Electrochem. Soc., Vol. 144 (1997), pp. 3309-3315, illustrates how the addition of H2 carrier gas depresses the concentration of deposition reactant SiCl2 in the Si/Cl systems of their studies. Note that, while the process preferably employs no H2, the benefits of minimizing H2 can be obtained without total exclusion. Preferably the main carrier gas, representing the largest source of gas in the system, is non-hydrogen.
  • FIG. 19 illustrates a preferred reactor system 100 employing a carrier gas, a carbon source, a Group III/V dopant precursor, trisilane and an etchant source. As shown, a purifier 102 is positioned downstream of the carrier source 104 (helium in the illustrated embodiment). Some of the carrier gas flow is shunted to a bubbler 106, from which the carrier gas carries vaporized trisilane 108. Alternatively, the trisilane can be simply heated to increase the vapor pressure of trisilane in the space above the liquid, and the carrier gas picks up trisilane as it passes through that space. In any case, downstream of the liquid reactant source container 106 is an analyzer 110 that determines, by measuring the speed of sound through the vapor, the reactant concentration of the flowing gas. Based upon that measurement, the setpoint for the software-controlled downstream mass flow controller (MFC) 112 is altered by the analyzer 110. Such analyzers are commercially available.
  • The flow through this MFC 112 merges with the main carrier gas through the main carrier gas MFC 114 and other reactants at the gas panel, upstream of the injection manifold 120 for the deposition chamber 122. A source of etchant gas 130 (chlorine in the illustrated embodiment) is also provided. In the illustrated embodiment, a carbon source 132 (illustrated as MMS) and a source for dopant hydride 134 (phosphine shown) are also provided.
  • As illustrated, the reactor system 100 also includes a central controller 150, electrically connected to the various controllable components of the system 100. The controller is programmed to provide gas flows, temperatures, pressures, etc., to practice the deposition processes as described herein upon a substrate housed within the reaction chamber 122. As will be appreciated by the skilled artisan, the controller 150 typically includes a memory and a microprocessor, and may be programmed by software, hardwired or a combination of the two, and the functionality of the controller may be distributed among processors located in different physical locations. Accordingly, the controller 150 can also represent a plurality of controllers distributed through the system 100.
  • Accordingly, the combination of Group III/V precursor/trisilane/chlorine/non-hydrogen carrier gas results in enhanced deposition rates for silicon-containing materials, particularly epitaxial layers. In one embodiment, the gas flow rates are selected, in combination with pressure and temperature, to achieve selective deposition of Si:C on/in semiconductor windows among insulating material.
  • In the illustrated embodiment, the carbon source 132 is also provided, and in combination with trisilane and chlorine, high substitutional carbon content can be achieved, as disclosed hereinabove. In another embodiment, the dopant hydride source 134 is preferably also provided to result in in situ doped semiconductor layers with enhanced conductivity. Preferably, for selective depositions, the dopant hydride is arsine or phosphine, and the layer is n-type doped. Most preferably the diluent inert gas for the dopant hydride is also a non-hydrogen inert gas. Thus, phosphine and MMS are preferably stored at their source containers 132, 134 in, e.g., helium. Typical dopant hydride concentrations are 0.1% to 5% in helium, more typically 0.5% to 1.0% in helium for arsine and phosphine. Typical carbon source concentrations are 5% to 50% in helium, more typically 10% to 30% in helium. For example, experiments are being conducted with 20% MMS in helium.
  • The foregoing discussion about the benefits of non-hydrogen inert carrier gases in combination with a Group III/V dopant precursor, trisilane and chlorine gas is also applicable to other semiconductor compounds. For example, a Group III/V dopant precursor, trisilane, germane, chlorine and a non-hydrogen carrier gas will obtain the same enhanced and selective deposition benefits for electrically doped SiGe. For example, a p-type doped layer can be obtained with the addition of 1% diborane in helium.
  • EXAMPLES 1-4
  • A series of phosphorous-doped silicon films were deposited as follows: An eight-inch unpatterned Si<100> wafer substrate was loaded into an Epsilon E2500™ reactor system. The substrate was then introduced into the reactor chamber at 900° C., at a hydrogen flow rate of 20 slm, and the substrate was allowed to stabilize for 1 minute. The hydrogen flow was then reduced to 2 slm as the temperature of the substrate was reduced to 550° C. The substrate was then allowed to stabilize for 10 seconds, after which time a flow of 100 mg/min of trisilane and 200 sccm of diluted phosphine (1% in H2) was introduced for 3-5 minutes at a deposition pressure of 4-32 Torr as shown in TABLE 2 below. A phosphorous-doped epitaxial silicon film was epitaxially deposited on the substrate. The substrate was then removed from the reactor and returned to the loadlock. The wafer was then removed from the reactor system. The resistivities of the films were measured as shown in TABLE 2. The thicknesses of the films were measured and used to calculate the growth rates shown in TABLE 2. A plot of growth rate vs. deposition pressure for the deposition of the films is shown in FIG. 20.
    TABLE 2
    Deposition Growth Rate Resistivity
    No. Time (min.) Pressure (Torr) (nm/min) (center, mΩ · cm)
    1 5 4 18.6 0.34
    2 5 8 34.4 0.41
    3 3 16 55.0 0.57
    4 3 32 88.4 0.62
  • The results shown in TABLE 2 and FIG. 20 demonstrate that electrically doped silicon films having extremely low resistivities may be deposited using trisilane at high growth rates and at a relatively low deposition temperature in accordance with the methods described herein, without post-deposition annealing to activate the dopant.
  • All patents, patent applications and papers mentioned herein are hereby incorporated by reference in their entireties. It will be appreciated by those skilled in the art that various omissions, additions and modifications may be made to the processes described above without departing from the scope of the invention, and all such modifications and changes are intended to fall within the scope of the invention, as defined by the appended claims.

Claims (37)

  1. 1. A method of depositing a doped crystalline Si-containing film, comprising:
    providing a substrate disposed within a chamber;
    intermixing trisilane and a dopant precursor to form a feed gas, the dopant precursor comprising an electrical dopant;
    contacting the substrate with the feed gas under chemical vapor deposition conditions; and
    depositing a doped crystalline Si-containing film onto the substrate at a deposition rate of at least about 10 nm per minute, the doped crystalline Si-containing film having a resistivity of about 1.0 mΩ·cm or less.
  2. 2. The method of claim 1, wherein the electrical dopant is an n-type dopant.
  3. 3. The method of claim 2, wherein the electrical dopant comprises arsenic.
  4. 4. The method of claim 2, wherein the electrical dopant comprises phosphorous.
  5. 5. The method of claim 1, wherein the electrical dopant is a p-type dopant.
  6. 6. The method of claim 5, wherein the electrical dopant comprises boron.
  7. 7. The method of claim 1, further comprising intermixing a carbon source with the trisilane and the dopant precursor to form the feed gas.
  8. 8. The method of claim 7, wherein the carbon source is selected from the group consisting of monosilylmethane, disilylmethane, trisilylmethane, tetrasilylmethane, monomethyl silane, dimethyl silane and 1,3-disilabutane.
  9. 9. The method of claim 7, wherein the carbon source comprises monomethylsilane and the dopant precursor comprises arsenic.
  10. 10. The method of claim 7, wherein the carbon source comprises monomethylsilane and the dopant precursor comprises phosphorous.
  11. 11. The method of claim 1, further comprising intermixing a germanium source with the trisilane and the dopant precursor to form the feed gas.
  12. 12. The method of claim 11, wherein the germanium source comprises germane.
  13. 13. The method of claim 1, wherein the deposition rate is at least about 20 nm per minute.
  14. 14. The method of claim 1, further comprising introducing the feed gas to the chamber.
  15. 15. The method of claim 1, wherein the resistivity is an as-deposited resistivity.
  16. 16. The method of claim 1, wherein the doped crystalline Si-containing film comprises at least about 3×1020 atoms cm−3 of the electrical dopant.
  17. 17. The method of claim 1, wherein the doped crystalline Si-containing film comprises at least about 4×1020 atoms cm−3 of the electrical dopant.
  18. 18. The method of claim 1, wherein the doped crystalline Si-containing film contains at least about 5×1020 atoms cm−3 of an electrically inactive dopant.
  19. 19. The method of claim 1, wherein the doped crystalline Si-containing film contains less than about 3×1019 atoms cm−3 of an electrically inactive dopant.
  20. 20. The method of claim 1, wherein the doped crystalline Si-containing film contains less than about 2×1019 atoms cm−3 of an electrically inactive dopant.
  21. 21. The method of claim 1, wherein the doped crystalline Si-containing film contains less than about 1×1019 atoms cm−3 of an electrically inactive dopant.
  22. 22. The method of claim 1, wherein the doped crystalline Si-containing film has a resistivity of about 0.7 mΩ·cm or less.
  23. 23. The method of claim 1, wherein the doped crystalline Si-containing film has a resistivity of about 0.5 mΩ·cm or less.
  24. 24. The method of claim 1, wherein the doped crystalline Si-containing film has a resistivity of about 0.4 mΩ·cm or less.
  25. 25. A doped single crystalline Si-containing film comprising at least about 3×1020 atoms cm−3 of an n-dopant and having a resistivity of 0.7 mΩ·cm or less.
  26. 26. The doped single crystalline Si-containing film of claim 25, wherein the n-dopant comprises phosphorous or arsenic.
  27. 27. The doped single crystalline Si-containing film of claim 26, wherein the doped crystalline Si-containing film further comprises substitutional carbon.
  28. 28. The doped single crystalline Si-containing film of claim 26, wherein the doped crystalline Si-containing film further comprises substitutional germanium.
  29. 29. The doped single crystalline Si-containing film of claim 25, having a resistivity of about 0.5 mΩ·cm or less.
  30. 30. The doped single crystalline Si-containing film of claim 25, having a resistivity of about 0.4 mΩ·cm or less.
  31. 31. The doped single crystalline Si-containing film of claim 25, comprising at least about 4×1020 atoms cm−3 of the n-dopant.
  32. 32. The doped single crystalline Si-containing film of claim 25, containing less than about 3×1019 atoms cm−3 of an electrically inactive dopant.
  33. 33. The doped single crystalline Si-containing film of claim 25, containing less than about 2×1019 atoms cm−3 of an electrically inactive dopant.
  34. 34. The doped single crystalline Si-containing film of claim 25, containing less than about 1×1019 atoms cm−3 of an electrically inactive dopant.
  35. 35. An integrated circuit, comprising the doped single crystalline Si-containing film of claim 25.
  36. 36. The integrated circuit of claim 35, comprising a contact block that comprises the doped single crystalline Si-containing film.
  37. 37. The integrated circuit of claim 35, comprising an epitaxial emitter that comprises the doped single crystalline Si-containing film.
US11343244 2005-02-04 2006-01-30 Methods of depositing electrically active doped crystalline Si-containing films Active 2028-02-14 US7687383B2 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
US64999005 true 2005-02-04 2005-02-04
US66343405 true 2005-03-18 2005-03-18
US66842005 true 2005-04-04 2005-04-04
US11343244 US7687383B2 (en) 2005-02-04 2006-01-30 Methods of depositing electrically active doped crystalline Si-containing films

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11343244 US7687383B2 (en) 2005-02-04 2006-01-30 Methods of depositing electrically active doped crystalline Si-containing films
US12705454 US9190515B2 (en) 2005-02-04 2010-02-12 Structure comprises an As-deposited doped single crystalline Si-containing film

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US12705454 Division US9190515B2 (en) 2005-02-04 2010-02-12 Structure comprises an As-deposited doped single crystalline Si-containing film

Publications (2)

Publication Number Publication Date
US20060205194A1 true true US20060205194A1 (en) 2006-09-14
US7687383B2 US7687383B2 (en) 2010-03-30

Family

ID=36514645

Family Applications (5)

Application Number Title Priority Date Filing Date
US11343275 Active 2026-02-04 US7438760B2 (en) 2005-02-04 2006-01-30 Methods of making substitutionally carbon-doped crystalline Si-containing materials by chemical vapor deposition
US11343264 Active 2027-03-18 US7816236B2 (en) 2005-02-04 2006-01-30 Selective deposition of silicon-containing films
US11343244 Active 2028-02-14 US7687383B2 (en) 2005-02-04 2006-01-30 Methods of depositing electrically active doped crystalline Si-containing films
US12244724 Active US7648690B2 (en) 2005-02-04 2008-10-02 Methods of making substitutionally carbon-doped crystalline Si-containing materials by chemical vapor deposition
US12705454 Active US9190515B2 (en) 2005-02-04 2010-02-12 Structure comprises an As-deposited doped single crystalline Si-containing film

Family Applications Before (2)

Application Number Title Priority Date Filing Date
US11343275 Active 2026-02-04 US7438760B2 (en) 2005-02-04 2006-01-30 Methods of making substitutionally carbon-doped crystalline Si-containing materials by chemical vapor deposition
US11343264 Active 2027-03-18 US7816236B2 (en) 2005-02-04 2006-01-30 Selective deposition of silicon-containing films

Family Applications After (2)

Application Number Title Priority Date Filing Date
US12244724 Active US7648690B2 (en) 2005-02-04 2008-10-02 Methods of making substitutionally carbon-doped crystalline Si-containing materials by chemical vapor deposition
US12705454 Active US9190515B2 (en) 2005-02-04 2010-02-12 Structure comprises an As-deposited doped single crystalline Si-containing film

Country Status (5)

Country Link
US (5) US7438760B2 (en)
EP (2) EP1846596A2 (en)
JP (4) JP2008530782A (en)
KR (2) KR20070100401A (en)
WO (2) WO2006083821A1 (en)

Cited By (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040142242A1 (en) * 2002-11-19 2004-07-22 Kenichi Kawase Anode and battery using it
US20060185581A1 (en) * 2005-02-24 2006-08-24 Shin-Etsu Handotai Co., Ltd. Method for producing a semiconductor wafer
US20060234504A1 (en) * 2005-02-04 2006-10-19 Matthias Bauer Selective deposition of silicon-containing films
US20070044706A1 (en) * 2005-08-26 2007-03-01 Samsung Electronics Co., Ltd. Method of forming a crystalline structure and a method of manufacturing a semiconductor device
US20070059932A1 (en) * 2003-06-12 2007-03-15 Granneman Ernst H Methods of forming films in semiconductor devices with solid state reactants
US20070170148A1 (en) * 2006-01-20 2007-07-26 Applied Materials, Inc. Methods for in-situ generation of reactive etch and growth specie in film formation processes
US20080121929A1 (en) * 2006-09-19 2008-05-29 Jerry Lai Silicide formation on SiGe
US20080224317A1 (en) * 2007-03-16 2008-09-18 Asm America, Inc. Stable silicide films and methods for making the same
US20090004078A1 (en) * 2004-10-13 2009-01-01 Fhue Mao Catalyzed Diesel Soot Filter and Process
US20090111246A1 (en) * 2007-10-26 2009-04-30 Asm America, Inc. Inhibitors for selective deposition of silicon containing films
US20090163001A1 (en) * 2007-12-21 2009-06-25 Asm America, Inc. Separate injection of reactive species in selective formation of films
US20100044720A1 (en) * 2008-08-19 2010-02-25 Infineon Technologies Austria Ag Semiconductor device with a reduced band gap and process
US7759199B2 (en) 2007-09-19 2010-07-20 Asm America, Inc. Stressor for engineered strain on channel
US7863163B2 (en) 2005-12-22 2011-01-04 Asm America, Inc. Epitaxial deposition of doped semiconductor materials
US7893433B2 (en) 2001-02-12 2011-02-22 Asm America, Inc. Thin films and methods of making them
US20110124141A1 (en) * 2008-02-27 2011-05-26 Osram Opto Semiconductors Gmbh Method for Producing a Doped Organic Semiconducting Layer
US20120012047A1 (en) * 2010-07-14 2012-01-19 Taiwan Semiconductor Manufacturing Co., Ltd. Method of temperature determination for deposition reactors
US20120043556A1 (en) * 2010-08-20 2012-02-23 International Business Machines Corporation Epitaxial growth of silicon doped with carbon and phosphorus using hydrogen carrier gas
US20120190216A1 (en) * 2011-01-20 2012-07-26 International Business Machines Corporation Annealing techniques for high performance complementary metal oxide semiconductor (cmos) device fabrication
US8278176B2 (en) 2006-06-07 2012-10-02 Asm America, Inc. Selective epitaxial formation of semiconductor films
US20120276695A1 (en) * 2011-04-29 2012-11-01 International Business Machines Corporation Strained thin body CMOS with Si:C and SiGe stressor
US8367528B2 (en) 2009-11-17 2013-02-05 Asm America, Inc. Cyclical epitaxial deposition and etch
US8486191B2 (en) 2009-04-07 2013-07-16 Asm America, Inc. Substrate reactor with adjustable injectors for mixing gases within reaction chamber
US20140227824A1 (en) * 2013-02-08 2014-08-14 International Business Machines Corporation Interdigitated back contact heterojunction photovoltaic device with a floating junction front surface field
US8809170B2 (en) 2011-05-19 2014-08-19 Asm America Inc. High throughput cyclical epitaxial deposition and etch process
US8921205B2 (en) 2002-08-14 2014-12-30 Asm America, Inc. Deposition of amorphous silicon-containing films
US20150221730A1 (en) * 2011-01-28 2015-08-06 Applied Materials, Inc. Carbon addition for low resistivity in situ doped silicon epitaxy
US20170148918A1 (en) * 2015-11-25 2017-05-25 Applied Materials, Inc. Materials for tensile stress and low contact resistance and method of forming
US10043935B2 (en) 2013-02-08 2018-08-07 International Business Machines Corporation Interdigitated back contact heterojunction photovoltaic device

Families Citing this family (97)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7682940B2 (en) 2004-12-01 2010-03-23 Applied Materials, Inc. Use of Cl2 and/or HCl during silicon epitaxial film formation
KR100632463B1 (en) * 2005-02-07 2006-10-11 삼성전자주식회사 Fabrication method of epitaxial semiconductor substrate, fabrication method of image sensor using the same, epitaxial semiconductor substrate and image sensor using the same
US7579248B2 (en) * 2006-02-13 2009-08-25 Taiwan Semiconductor Manufacturing Company, Ltd. Resolving pattern-loading issues of SiGe stressor
US20070286956A1 (en) * 2006-04-07 2007-12-13 Applied Materials, Inc. Cluster tool for epitaxial film formation
US7655542B2 (en) * 2006-06-23 2010-02-02 Applied Materials, Inc. Methods and apparatus for depositing a microcrystalline silicon film for photovoltaic device
US7473594B2 (en) * 2006-07-25 2009-01-06 International Business Machines Corporation Raised STI structure and superdamascene technique for NMOSFET performance enhancement with embedded silicon carbon
WO2008016650A3 (en) 2006-07-31 2008-04-10 Applied Materials Inc Methods of forming carbon-containing silicon epitaxial layers
US7588980B2 (en) * 2006-07-31 2009-09-15 Applied Materials, Inc. Methods of controlling morphology during epitaxial layer formation
JP2008041734A (en) * 2006-08-02 2008-02-21 Sony Corp Semiconductor device and manufacturing method of semiconductor device
JP5114919B2 (en) * 2006-10-26 2013-01-09 富士通セミコンダクター株式会社 Semiconductor device and manufacturing method thereof
US7976634B2 (en) 2006-11-21 2011-07-12 Applied Materials, Inc. Independent radiant gas preheating for precursor disassociation control and gas reaction kinetics in low temperature CVD systems
US7741200B2 (en) * 2006-12-01 2010-06-22 Applied Materials, Inc. Formation and treatment of epitaxial layer containing silicon and carbon
US7837790B2 (en) * 2006-12-01 2010-11-23 Applied Materials, Inc. Formation and treatment of epitaxial layer containing silicon and carbon
US20080132039A1 (en) * 2006-12-01 2008-06-05 Yonah Cho Formation and treatment of epitaxial layer containing silicon and carbon
US8394196B2 (en) * 2006-12-12 2013-03-12 Applied Materials, Inc. Formation of in-situ phosphorus doped epitaxial layer containing silicon and carbon
US7897495B2 (en) * 2006-12-12 2011-03-01 Applied Materials, Inc. Formation of epitaxial layer containing silicon and carbon
US7960236B2 (en) * 2006-12-12 2011-06-14 Applied Materials, Inc. Phosphorus containing Si epitaxial layers in N-type source/drain junctions
US20080138955A1 (en) * 2006-12-12 2008-06-12 Zhiyuan Ye Formation of epitaxial layer containing silicon
US7528045B2 (en) * 2007-01-31 2009-05-05 United Microelectronics Corp. MOS transistor and manufacturing methods thereof
US9064960B2 (en) * 2007-01-31 2015-06-23 Applied Materials, Inc. Selective epitaxy process control
US7833883B2 (en) * 2007-03-28 2010-11-16 Intel Corporation Precursor gas mixture for depositing an epitaxial carbon-doped silicon film
US7553717B2 (en) * 2007-05-11 2009-06-30 Texas Instruments Incorporated Recess etch for epitaxial SiGe
JP2009064996A (en) * 2007-09-07 2009-03-26 Sony Corp Semiconductor device and manufacturing method thereof
US7776698B2 (en) * 2007-10-05 2010-08-17 Applied Materials, Inc. Selective formation of silicon carbon epitaxial layer
US7772074B2 (en) * 2007-10-18 2010-08-10 Applied Materials, Inc. Method of forming conformal silicon layer for recessed source-drain
US7772097B2 (en) * 2007-11-05 2010-08-10 Asm America, Inc. Methods of selectively depositing silicon-containing films
FR2925762A1 (en) * 2007-12-21 2009-06-26 Soitec Silicon On Insulator Technologies Sa Heterostructure fabricating method for complementary MOS device in e.g. electronic field, involves depositing silicon layers using vector gas and gaseous derivative of silicon, where vector gas is inert with respect to derivative
US7833885B2 (en) 2008-02-11 2010-11-16 Applied Materials, Inc. Microcrystalline silicon thin film transistor
US8076222B2 (en) * 2008-02-11 2011-12-13 Applied Materials, Inc. Microcrystalline silicon thin film transistor
JP5343371B2 (en) * 2008-03-05 2013-11-13 株式会社Sumco Silicon substrate and a method of manufacturing the same
US7947552B2 (en) * 2008-04-21 2011-05-24 Infineon Technologies Ag Process for the simultaneous deposition of crystalline and amorphous layers with doping
KR101266135B1 (en) * 2008-06-03 2013-05-27 도쿄엘렉트론가부시키가이샤 A silicon-containing film is a low temperature deposition
US8471307B2 (en) * 2008-06-13 2013-06-25 Texas Instruments Incorporated In-situ carbon doped e-SiGeCB stack for MOS transistor
US8507337B2 (en) * 2008-07-06 2013-08-13 Imec Method for doping semiconductor structures and the semiconductor device thereof
DE102008035816B4 (en) * 2008-07-31 2011-08-25 GLOBALFOUNDRIES Dresden Module One Ltd. Liability Company & Co. KG, 01109 Increase in performance in PMOS and NMOS transistors by using an embedded strained semiconductor material
EP2324488B1 (en) 2008-08-27 2013-02-13 Soitec Methods of fabricating semiconductor structures or devices using layers of semiconductor material having selected or controlled lattice parameters
DE102009006886B4 (en) 2009-01-30 2012-12-06 Advanced Micro Devices, Inc. Reduction of thickness variations schwellwerteinstellenden a semiconductor alloy by reducing the Strukturierungsungleichmäßigkeiten prior to the deposition of the semiconductor alloy
WO2010086152A1 (en) * 2009-01-30 2010-08-05 Advanced Micro Devices, Inc. Reduction of thickness variations of a threshold adjusting semiconductor alloy by reducing patterning non-uniformities prior to depositing the semiconductor alloy
JP5381382B2 (en) 2009-06-19 2014-01-08 富士通セミコンダクター株式会社 Semiconductor device and manufacturing method thereof
US8022488B2 (en) * 2009-09-24 2011-09-20 International Business Machines Corporation High-performance FETs with embedded stressors
JP2011077322A (en) * 2009-09-30 2011-04-14 Tokyo Electron Ltd Method for depositing crystalline silicon film and plasma cvd device
KR101478977B1 (en) 2009-11-18 2015-01-06 소이텍 Methods of fabricating semiconductor structures and devices using glass bonding layers, and semiconductor structures and devices formed by such method
US8598003B2 (en) * 2009-12-21 2013-12-03 Intel Corporation Semiconductor device having doped epitaxial region and its methods of fabrication
US9117905B2 (en) * 2009-12-22 2015-08-25 Taiwan Semiconductor Manufacturing Company, Ltd. Method for incorporating impurity element in EPI silicon process
US9331174B2 (en) * 2010-04-15 2016-05-03 Globalfoundries Inc. Method for improving device performance using epitaxially grown silicon carbon (SiC) or silicon-germanium (SiGe)
US8759200B2 (en) 2010-07-02 2014-06-24 Matheson Tri-Gas, Inc. Methods and apparatus for selective epitaxy of Si-containing materials and substitutionally doped crystalline Si-containing material
EP2416350A1 (en) * 2010-08-06 2012-02-08 Imec A method for selective deposition of a semiconductor material
JP5559639B2 (en) * 2010-08-25 2014-07-23 ルネサスエレクトロニクス株式会社 Semiconductor device and manufacturing method thereof
JP5393895B2 (en) * 2010-09-01 2014-01-22 株式会社日立国際電気 Manufacturing method and a substrate processing apparatus of a semiconductor device
US8053344B1 (en) 2010-09-21 2011-11-08 Taiwan Semiconductor Manufacturing Company, Ltd. Methods of forming integrated circuits
US8551845B2 (en) 2010-09-21 2013-10-08 International Business Machines Corporation Structure and method for increasing strain in a device
US8778767B2 (en) 2010-11-18 2014-07-15 Taiwan Semiconductor Manufacturing Company, Ltd. Integrated circuits and fabrication methods thereof
US9023721B2 (en) 2010-11-23 2015-05-05 Soitec Methods of forming bulk III-nitride materials on metal-nitride growth template layers, and structures formed by such methods
FR2968678B1 (en) 2010-12-08 2015-11-20 Soitec Silicon On Insulator Methods for forming materials has group nitride iii and structures formed by these methods
FR2968830B1 (en) 2010-12-08 2014-03-21 Soitec Silicon On Insulator IMPROVED matrix layers for heteroepitaxial deposition of nitride semiconductor materials using methods iii HVPE
US20120187505A1 (en) * 2011-01-25 2012-07-26 International Business Machines Corporation Self-aligned III-V MOSFET fabrication with in-situ III-V epitaxy and in-situ metal epitaxy and contact formation
US8652945B2 (en) * 2011-02-08 2014-02-18 Applied Materials, Inc. Epitaxy of high tensile silicon alloy for tensile strain applications
US10011920B2 (en) * 2011-02-23 2018-07-03 International Business Machines Corporation Low-temperature selective epitaxial growth of silicon for device integration
US9218962B2 (en) * 2011-05-19 2015-12-22 Globalfoundries Inc. Low temperature epitaxy of a semiconductor alloy including silicon and germanium employing a high order silane precursor
US9537004B2 (en) 2011-05-24 2017-01-03 Taiwan Semiconductor Manufacturing Company, Ltd. Source/drain formation and structure
WO2013009505A3 (en) 2011-07-13 2013-03-07 Applied Materials, Inc. Methods of manufacturing thin film transistor devices
WO2013052298A1 (en) 2011-10-07 2013-04-11 Applied Materials, Inc. Methods for depositing a silicon containing layer with argon gas dilution
US8723266B2 (en) 2011-12-13 2014-05-13 Taiwan Semiconductor Manufacturing Company, Ltd. Pinch-off control of gate edge dislocation
US8674453B2 (en) 2011-12-13 2014-03-18 Taiwan Semiconductor Manufacturing Company, Ltd. Mechanisms for forming stressor regions in a semiconductor device
US20130193492A1 (en) * 2012-01-30 2013-08-01 International Business Machines Corporation Silicon carbon film structure and method
US9190471B2 (en) 2012-04-13 2015-11-17 Globalfoundries U.S.2 Llc Semiconductor structure having a source and a drain with reverse facets
US9012310B2 (en) 2012-06-11 2015-04-21 Taiwan Semiconductor Manufacturing Company, Ltd. Epitaxial formation of source and drain regions
JP6019938B2 (en) * 2012-08-30 2016-11-02 富士電機株式会社 The method for manufacturing the silicon carbide semiconductor device
US8860040B2 (en) * 2012-09-11 2014-10-14 Dow Corning Corporation High voltage power semiconductor devices on SiC
US20140070358A1 (en) * 2012-09-12 2014-03-13 Globalfoundries Inc. Method of tailoring silicon trench profile for super steep retrograde well field effect transistor
KR20140039544A (en) * 2012-09-24 2014-04-02 삼성전자주식회사 Semiconductor devices and methods of manufacturing the same
US9018639B2 (en) 2012-10-26 2015-04-28 Dow Corning Corporation Flat SiC semiconductor substrate
US9099421B2 (en) * 2012-10-31 2015-08-04 Taiwan Semiconductor Manufacturing Company Limited Surface profile for semiconductor region
US9059212B2 (en) 2012-10-31 2015-06-16 International Business Machines Corporation Back-end transistors with highly doped low-temperature contacts
US8912071B2 (en) 2012-12-06 2014-12-16 International Business Machines Corporation Selective emitter photovoltaic device
US9306106B2 (en) 2012-12-18 2016-04-05 International Business Machines Corporation Monolithic integration of heterojunction solar cells
US8642378B1 (en) 2012-12-18 2014-02-04 International Business Machines Corporation Field-effect inter-digitated back contact photovoltaic device
US8900958B2 (en) 2012-12-19 2014-12-02 Taiwan Semiconductor Manufacturing Company, Ltd. Epitaxial formation mechanisms of source and drain regions
US9252008B2 (en) 2013-01-11 2016-02-02 Taiwan Semiconductor Manufacturing Company, Ltd. Epitaxial formation mechanisms of source and drain regions
US8853039B2 (en) 2013-01-17 2014-10-07 Taiwan Semiconductor Manufacturing Company, Ltd. Defect reduction for formation of epitaxial layer in source and drain regions
US9738991B2 (en) 2013-02-05 2017-08-22 Dow Corning Corporation Method for growing a SiC crystal by vapor deposition onto a seed crystal provided on a supporting shelf which permits thermal expansion
US9797064B2 (en) 2013-02-05 2017-10-24 Dow Corning Corporation Method for growing a SiC crystal by vapor deposition onto a seed crystal provided on a support shelf which permits thermal expansion
US9017804B2 (en) 2013-02-05 2015-04-28 Dow Corning Corporation Method to reduce dislocations in SiC crystal growth
US9029226B2 (en) 2013-03-13 2015-05-12 Taiwan Semiconductor Manufacturing Company, Ltd. Mechanisms for doping lightly-doped-drain (LDD) regions of finFET devices
US9093468B2 (en) 2013-03-13 2015-07-28 Taiwan Semiconductor Manufacturing Company, Ltd. Asymmetric cyclic depositon and etch process for epitaxial formation mechanisms of source and drain regions
US8940640B2 (en) 2013-03-13 2015-01-27 Taiwan Semiconductor Manufacturing Company, Ltd. Source/drain structure of semiconductor device
US8877592B2 (en) 2013-03-14 2014-11-04 Taiwan Semiconductor Manufacturing Company, Ltd. Epitaxial growth of doped film for source and drain regions
US8940614B2 (en) 2013-03-15 2015-01-27 Dow Corning Corporation SiC substrate with SiC epitaxial film
US9293534B2 (en) 2014-03-21 2016-03-22 Taiwan Semiconductor Manufacturing Company, Ltd. Formation of dislocations in source and drain regions of FinFET devices
US9299587B2 (en) 2014-04-10 2016-03-29 Taiwan Semiconductor Manufacturing Company, Ltd. Microwave anneal (MWA) for defect recovery
US9279192B2 (en) 2014-07-29 2016-03-08 Dow Corning Corporation Method for manufacturing SiC wafer fit for integration with power device manufacturing technology
US20160056290A1 (en) * 2014-08-22 2016-02-25 Taiwan Semiconductor Manufacturing Company, Ltd. Metal-Insensitive Epitaxy Formation
US20160060105A1 (en) * 2014-09-03 2016-03-03 Infineon Technologies Ag Mems device and method for manufacturing a mems device
US9318318B1 (en) 2015-01-05 2016-04-19 International Business Machines Corporation 3D atomic layer gate or junction extender
WO2016164152A1 (en) 2015-04-10 2016-10-13 Applied Materials, Inc. Method to enhance growth rate for selective epitaxial growth
US9853129B2 (en) 2016-05-11 2017-12-26 Applied Materials, Inc. Forming non-line-of-sight source drain extension in an nMOS finFET using n-doped selective epitaxial growth
US9831124B1 (en) 2016-10-28 2017-11-28 Globalfoundries Inc. Interconnect structures

Citations (75)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4058430A (en) * 1974-11-29 1977-11-15 Tuomo Suntola Method for producing compound thin films
US4413022A (en) * 1979-02-28 1983-11-01 Canon Kabushiki Kaisha Method for performing growth of compound thin films
US4747367A (en) * 1986-06-12 1988-05-31 Crystal Specialties, Inc. Method and apparatus for producing a constant flow, constant pressure chemical vapor deposition
US4761269A (en) * 1986-06-12 1988-08-02 Crystal Specialties, Inc. Apparatus for depositing material on a substrate
US5071670A (en) * 1990-06-11 1991-12-10 Kelly Michael A Method for chemical vapor deposition under a single reactor vessel divided into separate reaction chambers each with its own depositing and exhausting means
US5225032A (en) * 1991-08-09 1993-07-06 Allied-Signal Inc. Method of producing stoichiometric, epitaxial, monocrystalline films of silicon carbide at temperatures below 900 degrees centigrade
US5306666A (en) * 1992-07-24 1994-04-26 Nippon Steel Corporation Process for forming a thin metal film by chemical vapor deposition
US5360986A (en) * 1993-10-05 1994-11-01 Motorola, Inc. Carbon doped silicon semiconductor device having a narrowed bandgap characteristic and method
US5674781A (en) * 1995-06-06 1997-10-07 Advanced Micro Devices, Inc. Landing pad technology doubled up as a local interconnect and borderless contact for deep sub-half micrometer IC application
US5711811A (en) * 1994-11-28 1998-01-27 Mikrokemia Oy Method and equipment for growing thin films
US5769950A (en) * 1985-07-23 1998-06-23 Canon Kabushiki Kaisha Device for forming deposited film
US5831335A (en) * 1995-01-31 1998-11-03 Sony Corporation Semiconductor device contains refractory metal or metal silicide with less than 1% weight of halogen atom
US5879459A (en) * 1997-08-29 1999-03-09 Genus, Inc. Vertically-stacked process reactor and cluster tool system for atomic layer deposition
US5904565A (en) * 1997-07-17 1999-05-18 Sharp Microelectronics Technology, Inc. Low resistance contact between integrated circuit metal levels and method for same
US5916365A (en) * 1996-08-16 1999-06-29 Sherman; Arthur Sequential chemical vapor deposition
US5933761A (en) * 1998-02-09 1999-08-03 Lee; Ellis Dual damascene structure and its manufacturing method
US6037258A (en) * 1999-05-07 2000-03-14 Taiwan Semiconductor Manufacturing Company Method of forming a smooth copper seed layer for a copper damascene structure
US6042654A (en) * 1998-01-13 2000-03-28 Applied Materials, Inc. Method of cleaning CVD cold-wall chamber and exhaust lines
US6048790A (en) * 1998-07-10 2000-04-11 Advanced Micro Devices, Inc. Metalorganic decomposition deposition of thin conductive films on integrated circuits using reducing ambient
US6069068A (en) * 1997-05-30 2000-05-30 International Business Machines Corporation Sub-quarter-micron copper interconnections with improved electromigration resistance and reduced defect sensitivity
US6077775A (en) * 1998-08-20 2000-06-20 The United States Of America As Represented By The Secretary Of The Navy Process for making a semiconductor device with barrier film formation using a metal halide and products thereof
US6083818A (en) * 1998-08-20 2000-07-04 The United States Of America As Represented By The Secretary Of The Navy Electronic devices with strontium barrier film and process for making same
US6093368A (en) * 1992-11-04 2000-07-25 C. A. Patents, L.L.C. Plural layered metal repair tape
US6100184A (en) * 1997-08-20 2000-08-08 Sematech, Inc. Method of making a dual damascene interconnect structure using low dielectric constant material for an inter-level dielectric layer
US6139700A (en) * 1997-10-01 2000-10-31 Samsung Electronics Co., Ltd. Method of and apparatus for forming a metal interconnection in the contact hole of a semiconductor device
US6146517A (en) * 1999-05-19 2000-11-14 Infineon Technologies North America Corp. Integrated circuits with copper metallization for interconnections
US6181012B1 (en) * 1998-04-27 2001-01-30 International Business Machines Corporation Copper interconnection structure incorporating a metal seed layer
US6184128B1 (en) * 2000-01-31 2001-02-06 Advanced Micro Devices, Inc. Method using a thin resist mask for dual damascene stop layer etch
US6188134B1 (en) * 1998-08-20 2001-02-13 The United States Of America As Represented By The Secretary Of The Navy Electronic devices with rubidium barrier film and process for making same
US6197666B1 (en) * 1998-09-03 2001-03-06 Siemens Aktiengesellschaft Method for the fabrication of a doped silicon layer
US6200893B1 (en) * 1999-03-11 2001-03-13 Genus, Inc Radical-assisted sequential CVD
US6203613B1 (en) * 1999-10-19 2001-03-20 International Business Machines Corporation Atomic layer deposition with nitrate containing precursors
US6207567B1 (en) * 1999-04-12 2001-03-27 United Microelectronics Corp. Fabricating method of glue layer and barrier layer
US6207487B1 (en) * 1998-10-13 2001-03-27 Samsung Electronics Co., Ltd. Method for forming dielectric film of capacitor having different thicknesses partly
US6225213B1 (en) * 1997-01-23 2001-05-01 Nec Corporation Manufacturing method for contact hole
US6232196B1 (en) * 1998-03-06 2001-05-15 Asm America, Inc. Method of depositing silicon with high step coverage
US20010001742A1 (en) * 1998-10-02 2001-05-24 Yimin Huang Method of fabricating a dual -damascene structure in an integrated cirtcuit with multilevel-interconnect strcture
US6270572B1 (en) * 1998-08-07 2001-08-07 Samsung Electronics Co., Ltd. Method for manufacturing thin film using atomic layer deposition
US6287965B1 (en) * 1997-07-28 2001-09-11 Samsung Electronics Co, Ltd. Method of forming metal layer using atomic layer deposition and semiconductor device having the metal layer as barrier metal layer or upper or lower electrode of capacitor
US6291876B1 (en) * 1998-08-20 2001-09-18 The United States Of America As Represented By The Secretary Of The Navy Electronic devices with composite atomic barrier film and process for making same
US6303523B2 (en) * 1998-02-11 2001-10-16 Applied Materials, Inc. Plasma processes for depositing low dielectric constant films
US20010034123A1 (en) * 2000-04-20 2001-10-25 In-Sang Jeon Method of manufacturing a barrier metal layer using atomic layer deposition
US6340619B1 (en) * 1996-12-26 2002-01-22 Lg Semicon Co., Ltd. Capacitor and method of fabricating the same
US6342448B1 (en) * 2000-05-31 2002-01-29 Taiwan Semiconductor Manufacturing Company Method of fabricating barrier adhesion to low-k dielectric layers in a copper damascene process
US6351039B1 (en) * 1997-05-28 2002-02-26 Texas Instruments Incorporated Integrated circuit dielectric and method
US20020023520A1 (en) * 2000-02-03 2002-02-28 Bobby Hu Biasing arrangement for a pawl of a reversible ratchet-type wrench
US6358829B2 (en) * 1998-09-17 2002-03-19 Samsung Electronics Company., Ltd. Semiconductor device fabrication method using an interface control layer to improve a metal interconnection layer
US6368954B1 (en) * 2000-07-28 2002-04-09 Advanced Micro Devices, Inc. Method of copper interconnect formation using atomic layer copper deposition
US6380065B1 (en) * 1998-11-11 2002-04-30 Sony Corporation Interconnection structure and fabrication process therefor
US6391785B1 (en) * 1999-08-24 2002-05-21 Interuniversitair Microelektronica Centrum (Imec) Method for bottomless deposition of barrier layers in integrated circuit metallization schemes
US6444495B1 (en) * 2001-01-11 2002-09-03 Honeywell International, Inc. Dielectric films for narrow gap-fill applications
US20020168868A1 (en) * 2001-02-12 2002-11-14 Todd Michael A. Deposition Over Mixed Substrates
US6482733B2 (en) * 2000-05-15 2002-11-19 Asm Microchemistry Oy Protective layers prior to alternating layer deposition
US6531347B1 (en) * 2000-02-08 2003-03-11 Advanced Micro Devices, Inc. Method of making recessed source drains to reduce fringing capacitance
US6555839B2 (en) * 2000-05-26 2003-04-29 Amberwave Systems Corporation Buried channel strained silicon FET using a supply layer created through ion implantation
US6583048B2 (en) * 2001-01-17 2003-06-24 Air Products And Chemicals, Inc. Organosilicon precursors for interlayer dielectric films with low dielectric constants
US6583015B2 (en) * 2000-08-07 2003-06-24 Amberwave Systems Corporation Gate technology for strained surface channel and strained buried channel MOSFET devices
US6727169B1 (en) * 1999-10-15 2004-04-27 Asm International, N.V. Method of making conformal lining layers for damascene metallization
US20040224089A1 (en) * 2002-10-18 2004-11-11 Applied Materials, Inc. Silicon-containing layer deposition with silicon compounds
US20040262694A1 (en) * 2003-06-25 2004-12-30 Chidambaram Pr Transistor device containing carbon doped silicon in a recess next to MDD to create strain in channel
US20050079692A1 (en) * 2003-10-10 2005-04-14 Applied Materials, Inc. Methods to fabricate MOSFET devices using selective deposition process
US20050121719A1 (en) * 2002-08-29 2005-06-09 Fujitsu Limited Semiconductor device with elevated source/drain structure and its manufacture method
US20050250298A1 (en) * 2004-04-23 2005-11-10 Matthias Bauer In situ doped epitaxial films
US20060014366A1 (en) * 2002-06-07 2006-01-19 Amberwave Systems Corporation Control of strain in device layers by prevention of relaxation
US20060011984A1 (en) * 2002-06-07 2006-01-19 Amberwave Systems Corporation Control of strain in device layers by selective relaxation
US20060115933A1 (en) * 2004-12-01 2006-06-01 Applied Materials, Inc. Use of CL2 and/or HCL during silicon epitaxial film formation
US20060148151A1 (en) * 2005-01-04 2006-07-06 Anand Murthy CMOS transistor junction regions formed by a CVD etching and deposition sequence
US7078765B2 (en) * 2003-03-31 2006-07-18 Renesas Technology Corp. Semiconductor device and a method of manufacturing the same
US20060166414A1 (en) * 2004-12-01 2006-07-27 Carlson David K Selective deposition
US20060169669A1 (en) * 2005-01-31 2006-08-03 Applied Materials, Inc. Etchant treatment processes for substrate surfaces and chamber surfaces
US20060289900A1 (en) * 2005-06-23 2006-12-28 Applied Materials, Inc. Methods for forming a transistor and creating channel stress
US20070015374A1 (en) * 2002-12-05 2007-01-18 Granneman Ernst H A Apparatus and method for atomic layer deposition on substrates
US7273526B2 (en) * 2004-04-15 2007-09-25 Asm Japan K.K. Thin-film deposition apparatus
US7288791B2 (en) * 2002-08-30 2007-10-30 Sumitomo Mitsubishi Silicon Corporation Epitaxial wafer and method for manufacturing method
US7332439B2 (en) * 2004-09-29 2008-02-19 Intel Corporation Metal gate transistors with epitaxial source and drain regions

Family Cites Families (61)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB8711373D0 (en) * 1987-05-14 1987-06-17 Secr Defence Electroluminescent silicon device
JPH0666286B2 (en) * 1987-08-24 1994-08-24 富士通株式会社 Method of forming a silicon-containing metal layer
GB8908509D0 (en) 1989-04-14 1989-06-01 Secr Defence Substitutional carbon in silicon
US5002630A (en) * 1989-06-06 1991-03-26 Rapro Technology Method for high temperature thermal processing with reduced convective heat loss
US5194398A (en) * 1989-06-28 1993-03-16 Mitsui Toatsu Chemicals, Inc. Semiconductor film and process for its production
JPH0485818A (en) * 1990-07-26 1992-03-18 Fujitsu Ltd Manufacture of semiconductor device
JPH04252023A (en) * 1991-01-28 1992-09-08 Nec Corp Selective growth method for silicon crystal
JPH06168886A (en) * 1992-11-30 1994-06-14 Tonen Corp Formation of thin film by plasma cvd
US5656531A (en) 1993-12-10 1997-08-12 Micron Technology, Inc. Method to form hemi-spherical grain (HSG) silicon from amorphous silicon
JP2919281B2 (en) * 1994-11-11 1999-07-12 日本電気株式会社 A method of manufacturing a semiconductor device
FI100409B (en) 1994-11-28 1997-11-28 Asm Int A method and apparatus for producing thin films
DE19533313A1 (en) * 1995-09-08 1997-03-13 Max Planck Gesellschaft Semiconductor transistor device structure for e.g. CMOS FET
JPH0992621A (en) * 1995-09-28 1997-04-04 Oki Electric Ind Co Ltd Method for selective growth of semiconductor thin film
US5869389A (en) 1996-01-18 1999-02-09 Micron Technology, Inc. Semiconductor processing method of providing a doped polysilicon layer
US6083368A (en) * 1996-04-20 2000-07-04 Kawaso Electric Industrial Co., Ltd. Probe device for continuous measurements of oxygen in running molten metal
US7176111B2 (en) * 1997-03-28 2007-02-13 Interuniversitair Microelektronica Centrum (Imec) Method for depositing polycrystalline SiGe suitable for micromachining and devices obtained thereof
JPH11102870A (en) * 1997-09-29 1999-04-13 Toshiba Corp Manufacture of semiconductor substrate
KR100296117B1 (en) 1998-05-27 2001-05-07 윤덕용 Method for forming cobalt disilicide contact hole by chemical vapor deposition process
EP1114464A1 (en) 1998-08-20 2001-07-11 THE UNITED STATES OF AMERICA as represented by THE SECRETARY OF THE NAVY Electronic devices with barrier film and process for making same
WO2000013207A3 (en) 1998-09-01 2000-06-02 Genitech Co Ltd Method for forming a metal film
KR20000022003A (en) 1998-09-10 2000-04-25 이경수 Method for forming three-components compound comprising metal and silicon
KR100566905B1 (en) 1998-09-11 2006-07-03 에이에스엠지니텍코리아 주식회사 Chemical vapor deposition method using a catalytic surface _
KR100273474B1 (en) 1998-09-14 2000-12-15 이경수 Gas supply apparatus of chemical vapor deposition apparatus
WO2000022659A1 (en) 1998-10-13 2000-04-20 Genitech Co., Ltd. Method of forming cobalt-disilicide contacts using a cobalt-carbon alloy thin film
US6093638A (en) 1998-12-10 2000-07-25 Texas Instruments Incorporated Method of forming an electrical contact in a substrate
US6844574B1 (en) * 1999-03-12 2005-01-18 Sumitomo Chemical Company, Limited III-V compound semiconductor
KR20000060438A (en) 1999-03-16 2000-10-16 이경수 Method for forming aluminum oxide films
EP1036807B1 (en) * 1999-03-18 2007-12-12 Kaneka Corporation Curable composition
US6197669B1 (en) * 1999-04-15 2001-03-06 Taiwan Semicondcutor Manufacturing Company Reduction of surface defects on amorphous silicon grown by a low-temperature, high pressure LPCVD process
KR20010001543A (en) 1999-06-05 2001-01-05 김기범 Method of Fabricating Semiconductor Device Employing Copper Interconnect Structure
US6539891B1 (en) 1999-06-19 2003-04-01 Genitech, Inc. Chemical deposition reactor and method of forming a thin film using the same
US20040224504A1 (en) * 2000-06-23 2004-11-11 Gadgil Prasad N. Apparatus and method for plasma enhanced monolayer processing
KR20010047128A (en) 1999-11-18 2001-06-15 이경수 Method of vaporizing a liquid source and apparatus used therefor
DE60041522D1 (en) 1999-12-15 2009-03-19 Genitech Co Ltd Method for producing copper interconnects and thin films by CVD and a catalyst
WO2001066832A3 (en) 2000-03-07 2002-02-14 Asm Inc Graded thin films
WO2001078123A1 (en) 2000-04-11 2001-10-18 Genitech Co., Ltd. Method of forming metal interconnects
WO2001078124A1 (en) 2000-04-12 2001-10-18 Semicontech Corporation Conditioner and conditioning process for polishing pad of chemical mechanical polishing apparatus
US7141278B2 (en) 2000-06-08 2006-11-28 Asm Genitech Korea Ltd. Thin film forming method
JP4882141B2 (en) * 2000-08-16 2012-02-22 富士通株式会社 Heterojunction bipolar transistor
JP2002198525A (en) * 2000-12-27 2002-07-12 Toshiba Corp Semiconductor device and its manufacturing method
US7026219B2 (en) * 2001-02-12 2006-04-11 Asm America, Inc. Integration of high k gate dielectric
JP3451325B2 (en) * 2001-03-26 2003-09-29 名古屋大学長 Manufacturing methods and silicon-germanium-carbon ternary mixed crystal film of silicon-germanium-carbon ternary mixed crystal film
US7108748B2 (en) * 2001-05-30 2006-09-19 Asm America, Inc. Low temperature load and bake
JP2003068654A (en) * 2001-08-27 2003-03-07 Hoya Corp Production method for compound single crystal
JP2003152177A (en) * 2001-11-19 2003-05-23 Matsushita Electric Ind Co Ltd Semiconductor device and its manufacturing method
US20030124818A1 (en) 2001-12-28 2003-07-03 Applied Materials, Inc. Method and apparatus for forming silicon containing films
DE10211312A1 (en) * 2002-03-14 2003-10-02 Wacker Siltronic Halbleitermat Epitaxial coating applying method of semiconductor wafer in chemical vapor deposition reactor, involves exposing back surface of semiconductor wafer to ejection gas containing specific amount of hydrogen
US7186630B2 (en) 2002-08-14 2007-03-06 Asm America, Inc. Deposition of amorphous silicon-containing films
EP1549787A1 (en) * 2002-10-03 2005-07-06 Interuniversitair Microelektronica Centrum Vzw Method and apparatus for forming epitaxial layers
EP1482069A1 (en) * 2003-05-28 2004-12-01 Interuniversitair Microelektronica Centrum Vzw Method for producing polycrystalline silicon germanium suitable for micromachining
US7208427B2 (en) 2003-08-18 2007-04-24 Advanced Technology Materials, Inc. Precursor compositions and processes for MOCVD of barrier materials in semiconductor manufacturing
US7166528B2 (en) 2003-10-10 2007-01-23 Applied Materials, Inc. Methods of selective deposition of heavily doped epitaxial SiGe
US20060071213A1 (en) * 2004-10-04 2006-04-06 Ce Ma Low temperature selective epitaxial growth of silicon germanium layers
US7402872B2 (en) 2004-11-18 2008-07-22 Intel Corporation Method for forming an integrated circuit
US7312128B2 (en) * 2004-12-01 2007-12-25 Applied Materials, Inc. Selective epitaxy process with alternating gas supply
US7335959B2 (en) * 2005-01-06 2008-02-26 Intel Corporation Device with stepped source/drain region profile
US7259038B2 (en) * 2005-01-19 2007-08-21 Sandisk Corporation Forming nonvolatile phase change memory cell having a reduced thermal contact area
US7438760B2 (en) * 2005-02-04 2008-10-21 Asm America, Inc. Methods of making substitutionally carbon-doped crystalline Si-containing materials by chemical vapor deposition
JP2007188976A (en) 2006-01-11 2007-07-26 Shinko Electric Ind Co Ltd Method of manufacturing light emitting device
US20080026149A1 (en) 2006-05-31 2008-01-31 Asm America, Inc. Methods and systems for selectively depositing si-containing films using chloropolysilanes
US8278176B2 (en) 2006-06-07 2012-10-02 Asm America, Inc. Selective epitaxial formation of semiconductor films

Patent Citations (82)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4058430A (en) * 1974-11-29 1977-11-15 Tuomo Suntola Method for producing compound thin films
US4413022A (en) * 1979-02-28 1983-11-01 Canon Kabushiki Kaisha Method for performing growth of compound thin films
US5769950A (en) * 1985-07-23 1998-06-23 Canon Kabushiki Kaisha Device for forming deposited film
US4747367A (en) * 1986-06-12 1988-05-31 Crystal Specialties, Inc. Method and apparatus for producing a constant flow, constant pressure chemical vapor deposition
US4761269A (en) * 1986-06-12 1988-08-02 Crystal Specialties, Inc. Apparatus for depositing material on a substrate
US5071670A (en) * 1990-06-11 1991-12-10 Kelly Michael A Method for chemical vapor deposition under a single reactor vessel divided into separate reaction chambers each with its own depositing and exhausting means
US5225032A (en) * 1991-08-09 1993-07-06 Allied-Signal Inc. Method of producing stoichiometric, epitaxial, monocrystalline films of silicon carbide at temperatures below 900 degrees centigrade
US5306666A (en) * 1992-07-24 1994-04-26 Nippon Steel Corporation Process for forming a thin metal film by chemical vapor deposition
US6093368A (en) * 1992-11-04 2000-07-25 C. A. Patents, L.L.C. Plural layered metal repair tape
US5360986A (en) * 1993-10-05 1994-11-01 Motorola, Inc. Carbon doped silicon semiconductor device having a narrowed bandgap characteristic and method
US5711811A (en) * 1994-11-28 1998-01-27 Mikrokemia Oy Method and equipment for growing thin films
US5831335A (en) * 1995-01-31 1998-11-03 Sony Corporation Semiconductor device contains refractory metal or metal silicide with less than 1% weight of halogen atom
US5674781A (en) * 1995-06-06 1997-10-07 Advanced Micro Devices, Inc. Landing pad technology doubled up as a local interconnect and borderless contact for deep sub-half micrometer IC application
US5916365A (en) * 1996-08-16 1999-06-29 Sherman; Arthur Sequential chemical vapor deposition
US6340619B1 (en) * 1996-12-26 2002-01-22 Lg Semicon Co., Ltd. Capacitor and method of fabricating the same
US6225213B1 (en) * 1997-01-23 2001-05-01 Nec Corporation Manufacturing method for contact hole
US6351039B1 (en) * 1997-05-28 2002-02-26 Texas Instruments Incorporated Integrated circuit dielectric and method
US6069068A (en) * 1997-05-30 2000-05-30 International Business Machines Corporation Sub-quarter-micron copper interconnections with improved electromigration resistance and reduced defect sensitivity
US5904565A (en) * 1997-07-17 1999-05-18 Sharp Microelectronics Technology, Inc. Low resistance contact between integrated circuit metal levels and method for same
US6287965B1 (en) * 1997-07-28 2001-09-11 Samsung Electronics Co, Ltd. Method of forming metal layer using atomic layer deposition and semiconductor device having the metal layer as barrier metal layer or upper or lower electrode of capacitor
US6100184A (en) * 1997-08-20 2000-08-08 Sematech, Inc. Method of making a dual damascene interconnect structure using low dielectric constant material for an inter-level dielectric layer
US5879459A (en) * 1997-08-29 1999-03-09 Genus, Inc. Vertically-stacked process reactor and cluster tool system for atomic layer deposition
US6139700A (en) * 1997-10-01 2000-10-31 Samsung Electronics Co., Ltd. Method of and apparatus for forming a metal interconnection in the contact hole of a semiconductor device
US6042654A (en) * 1998-01-13 2000-03-28 Applied Materials, Inc. Method of cleaning CVD cold-wall chamber and exhaust lines
US5933761A (en) * 1998-02-09 1999-08-03 Lee; Ellis Dual damascene structure and its manufacturing method
US6303523B2 (en) * 1998-02-11 2001-10-16 Applied Materials, Inc. Plasma processes for depositing low dielectric constant films
US6232196B1 (en) * 1998-03-06 2001-05-15 Asm America, Inc. Method of depositing silicon with high step coverage
US6181012B1 (en) * 1998-04-27 2001-01-30 International Business Machines Corporation Copper interconnection structure incorporating a metal seed layer
US6048790A (en) * 1998-07-10 2000-04-11 Advanced Micro Devices, Inc. Metalorganic decomposition deposition of thin conductive films on integrated circuits using reducing ambient
US6270572B1 (en) * 1998-08-07 2001-08-07 Samsung Electronics Co., Ltd. Method for manufacturing thin film using atomic layer deposition
US6188134B1 (en) * 1998-08-20 2001-02-13 The United States Of America As Represented By The Secretary Of The Navy Electronic devices with rubidium barrier film and process for making same
US6077775A (en) * 1998-08-20 2000-06-20 The United States Of America As Represented By The Secretary Of The Navy Process for making a semiconductor device with barrier film formation using a metal halide and products thereof
US6083818A (en) * 1998-08-20 2000-07-04 The United States Of America As Represented By The Secretary Of The Navy Electronic devices with strontium barrier film and process for making same
US6291876B1 (en) * 1998-08-20 2001-09-18 The United States Of America As Represented By The Secretary Of The Navy Electronic devices with composite atomic barrier film and process for making same
US6197666B1 (en) * 1998-09-03 2001-03-06 Siemens Aktiengesellschaft Method for the fabrication of a doped silicon layer
US6358829B2 (en) * 1998-09-17 2002-03-19 Samsung Electronics Company., Ltd. Semiconductor device fabrication method using an interface control layer to improve a metal interconnection layer
US20010001742A1 (en) * 1998-10-02 2001-05-24 Yimin Huang Method of fabricating a dual -damascene structure in an integrated cirtcuit with multilevel-interconnect strcture
US6207487B1 (en) * 1998-10-13 2001-03-27 Samsung Electronics Co., Ltd. Method for forming dielectric film of capacitor having different thicknesses partly
US6380065B1 (en) * 1998-11-11 2002-04-30 Sony Corporation Interconnection structure and fabrication process therefor
US6200893B1 (en) * 1999-03-11 2001-03-13 Genus, Inc Radical-assisted sequential CVD
US6207567B1 (en) * 1999-04-12 2001-03-27 United Microelectronics Corp. Fabricating method of glue layer and barrier layer
US6037258A (en) * 1999-05-07 2000-03-14 Taiwan Semiconductor Manufacturing Company Method of forming a smooth copper seed layer for a copper damascene structure
US6146517A (en) * 1999-05-19 2000-11-14 Infineon Technologies North America Corp. Integrated circuits with copper metallization for interconnections
US6391785B1 (en) * 1999-08-24 2002-05-21 Interuniversitair Microelektronica Centrum (Imec) Method for bottomless deposition of barrier layers in integrated circuit metallization schemes
US6727169B1 (en) * 1999-10-15 2004-04-27 Asm International, N.V. Method of making conformal lining layers for damascene metallization
US6203613B1 (en) * 1999-10-19 2001-03-20 International Business Machines Corporation Atomic layer deposition with nitrate containing precursors
US6184128B1 (en) * 2000-01-31 2001-02-06 Advanced Micro Devices, Inc. Method using a thin resist mask for dual damascene stop layer etch
US20020023520A1 (en) * 2000-02-03 2002-02-28 Bobby Hu Biasing arrangement for a pawl of a reversible ratchet-type wrench
US6531347B1 (en) * 2000-02-08 2003-03-11 Advanced Micro Devices, Inc. Method of making recessed source drains to reduce fringing capacitance
US20010034123A1 (en) * 2000-04-20 2001-10-25 In-Sang Jeon Method of manufacturing a barrier metal layer using atomic layer deposition
US6482733B2 (en) * 2000-05-15 2002-11-19 Asm Microchemistry Oy Protective layers prior to alternating layer deposition
US6593191B2 (en) * 2000-05-26 2003-07-15 Amberwave Systems Corporation Buried channel strained silicon FET using a supply layer created through ion implantation
US6969875B2 (en) * 2000-05-26 2005-11-29 Amberwave Systems Corporation Buried channel strained silicon FET using a supply layer created through ion implantation
US6555839B2 (en) * 2000-05-26 2003-04-29 Amberwave Systems Corporation Buried channel strained silicon FET using a supply layer created through ion implantation
US6342448B1 (en) * 2000-05-31 2002-01-29 Taiwan Semiconductor Manufacturing Company Method of fabricating barrier adhesion to low-k dielectric layers in a copper damascene process
US6368954B1 (en) * 2000-07-28 2002-04-09 Advanced Micro Devices, Inc. Method of copper interconnect formation using atomic layer copper deposition
US6583015B2 (en) * 2000-08-07 2003-06-24 Amberwave Systems Corporation Gate technology for strained surface channel and strained buried channel MOSFET devices
US6444495B1 (en) * 2001-01-11 2002-09-03 Honeywell International, Inc. Dielectric films for narrow gap-fill applications
US6583048B2 (en) * 2001-01-17 2003-06-24 Air Products And Chemicals, Inc. Organosilicon precursors for interlayer dielectric films with low dielectric constants
US6716713B2 (en) * 2001-02-12 2004-04-06 Asm America, Inc. Dopant precursors and ion implantation processes
US20020173113A1 (en) * 2001-02-12 2002-11-21 Todd Michael A. Dopant Precursors and Processes
US6821825B2 (en) * 2001-02-12 2004-11-23 Asm America, Inc. Process for deposition of semiconductor films
US20020168868A1 (en) * 2001-02-12 2002-11-14 Todd Michael A. Deposition Over Mixed Substrates
US6900115B2 (en) * 2001-02-12 2005-05-31 Asm America, Inc. Deposition over mixed substrates
US20060011984A1 (en) * 2002-06-07 2006-01-19 Amberwave Systems Corporation Control of strain in device layers by selective relaxation
US20060014366A1 (en) * 2002-06-07 2006-01-19 Amberwave Systems Corporation Control of strain in device layers by prevention of relaxation
US20050121719A1 (en) * 2002-08-29 2005-06-09 Fujitsu Limited Semiconductor device with elevated source/drain structure and its manufacture method
US7288791B2 (en) * 2002-08-30 2007-10-30 Sumitomo Mitsubishi Silicon Corporation Epitaxial wafer and method for manufacturing method
US20040224089A1 (en) * 2002-10-18 2004-11-11 Applied Materials, Inc. Silicon-containing layer deposition with silicon compounds
US20070015374A1 (en) * 2002-12-05 2007-01-18 Granneman Ernst H A Apparatus and method for atomic layer deposition on substrates
US7078765B2 (en) * 2003-03-31 2006-07-18 Renesas Technology Corp. Semiconductor device and a method of manufacturing the same
US20040262694A1 (en) * 2003-06-25 2004-12-30 Chidambaram Pr Transistor device containing carbon doped silicon in a recess next to MDD to create strain in channel
US20050079692A1 (en) * 2003-10-10 2005-04-14 Applied Materials, Inc. Methods to fabricate MOSFET devices using selective deposition process
US7273526B2 (en) * 2004-04-15 2007-09-25 Asm Japan K.K. Thin-film deposition apparatus
US20050250298A1 (en) * 2004-04-23 2005-11-10 Matthias Bauer In situ doped epitaxial films
US7332439B2 (en) * 2004-09-29 2008-02-19 Intel Corporation Metal gate transistors with epitaxial source and drain regions
US20060115933A1 (en) * 2004-12-01 2006-06-01 Applied Materials, Inc. Use of CL2 and/or HCL during silicon epitaxial film formation
US20060166414A1 (en) * 2004-12-01 2006-07-27 Carlson David K Selective deposition
US20060148151A1 (en) * 2005-01-04 2006-07-06 Anand Murthy CMOS transistor junction regions formed by a CVD etching and deposition sequence
US20060169668A1 (en) * 2005-01-31 2006-08-03 Applied Materials, Inc. Low temperature etchant for treatment of silicon-containing surfaces
US20060169669A1 (en) * 2005-01-31 2006-08-03 Applied Materials, Inc. Etchant treatment processes for substrate surfaces and chamber surfaces
US20060289900A1 (en) * 2005-06-23 2006-12-28 Applied Materials, Inc. Methods for forming a transistor and creating channel stress

Cited By (52)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7893433B2 (en) 2001-02-12 2011-02-22 Asm America, Inc. Thin films and methods of making them
US8360001B2 (en) 2001-02-12 2013-01-29 Asm America, Inc. Process for deposition of semiconductor films
US8921205B2 (en) 2002-08-14 2014-12-30 Asm America, Inc. Deposition of amorphous silicon-containing films
US20040142242A1 (en) * 2002-11-19 2004-07-22 Kenichi Kawase Anode and battery using it
US7311999B2 (en) * 2002-11-19 2007-12-25 Sony Corporation Anode for a battery and a battery using an anode
US20070059932A1 (en) * 2003-06-12 2007-03-15 Granneman Ernst H Methods of forming films in semiconductor devices with solid state reactants
US7691750B2 (en) 2003-06-12 2010-04-06 Asm International N.V. Methods of forming films in semiconductor devices with solid state reactants
US20090004078A1 (en) * 2004-10-13 2009-01-01 Fhue Mao Catalyzed Diesel Soot Filter and Process
US20100140744A1 (en) * 2005-02-04 2010-06-10 Asm America, Inc. Methods of depositing electrically active doped crystalline si-containing films
US9190515B2 (en) 2005-02-04 2015-11-17 Asm America, Inc. Structure comprises an As-deposited doped single crystalline Si-containing film
US20060234504A1 (en) * 2005-02-04 2006-10-19 Matthias Bauer Selective deposition of silicon-containing films
US7816236B2 (en) 2005-02-04 2010-10-19 Asm America Inc. Selective deposition of silicon-containing films
US7648690B2 (en) 2005-02-04 2010-01-19 Asm America Inc. Methods of making substitutionally carbon-doped crystalline Si-containing materials by chemical vapor deposition
US7438760B2 (en) 2005-02-04 2008-10-21 Asm America, Inc. Methods of making substitutionally carbon-doped crystalline Si-containing materials by chemical vapor deposition
US20060240630A1 (en) * 2005-02-04 2006-10-26 Matthias Bauer Methods of making substitutionally carbon-doped crystalline Si-containing materials by chemical vapor deposition
US20060185581A1 (en) * 2005-02-24 2006-08-24 Shin-Etsu Handotai Co., Ltd. Method for producing a semiconductor wafer
US20070044706A1 (en) * 2005-08-26 2007-03-01 Samsung Electronics Co., Ltd. Method of forming a crystalline structure and a method of manufacturing a semiconductor device
US7863163B2 (en) 2005-12-22 2011-01-04 Asm America, Inc. Epitaxial deposition of doped semiconductor materials
US20070170148A1 (en) * 2006-01-20 2007-07-26 Applied Materials, Inc. Methods for in-situ generation of reactive etch and growth specie in film formation processes
US7709391B2 (en) 2006-01-20 2010-05-04 Applied Materials, Inc. Methods for in-situ generation of reactive etch and growth specie in film formation processes
US8278176B2 (en) 2006-06-07 2012-10-02 Asm America, Inc. Selective epitaxial formation of semiconductor films
US9312131B2 (en) 2006-06-07 2016-04-12 Asm America, Inc. Selective epitaxial formation of semiconductive films
US20080121929A1 (en) * 2006-09-19 2008-05-29 Jerry Lai Silicide formation on SiGe
US7432559B2 (en) * 2006-09-19 2008-10-07 Taiwan Semiconductor Manufacturing Company, Ltd. Silicide formation on SiGe
US8367548B2 (en) 2007-03-16 2013-02-05 Asm America, Inc. Stable silicide films and methods for making the same
US20080224317A1 (en) * 2007-03-16 2008-09-18 Asm America, Inc. Stable silicide films and methods for making the same
US7759199B2 (en) 2007-09-19 2010-07-20 Asm America, Inc. Stressor for engineered strain on channel
US20090111246A1 (en) * 2007-10-26 2009-04-30 Asm America, Inc. Inhibitors for selective deposition of silicon containing films
US7939447B2 (en) 2007-10-26 2011-05-10 Asm America, Inc. Inhibitors for selective deposition of silicon containing films
US7897491B2 (en) 2007-12-21 2011-03-01 Asm America, Inc. Separate injection of reactive species in selective formation of films
US7655543B2 (en) 2007-12-21 2010-02-02 Asm America, Inc. Separate injection of reactive species in selective formation of films
US20100093159A1 (en) * 2007-12-21 2010-04-15 Asm America, Inc. Separate injection of reactive species in selective formation of films
US20090163001A1 (en) * 2007-12-21 2009-06-25 Asm America, Inc. Separate injection of reactive species in selective formation of films
US20110124141A1 (en) * 2008-02-27 2011-05-26 Osram Opto Semiconductors Gmbh Method for Producing a Doped Organic Semiconducting Layer
US8841153B2 (en) * 2008-02-27 2014-09-23 Osram Opto Semiconductors Gmbh Method for producing a doped organic semiconducting layer
US7859051B2 (en) * 2008-08-19 2010-12-28 Infineon Technologies Austria Ag Semiconductor device with a reduced band gap and process
US20100044720A1 (en) * 2008-08-19 2010-02-25 Infineon Technologies Austria Ag Semiconductor device with a reduced band gap and process
US8486191B2 (en) 2009-04-07 2013-07-16 Asm America, Inc. Substrate reactor with adjustable injectors for mixing gases within reaction chamber
US8367528B2 (en) 2009-11-17 2013-02-05 Asm America, Inc. Cyclical epitaxial deposition and etch
US9011599B2 (en) * 2010-07-14 2015-04-21 Taiwan Semiconductor Manufacturing Co., Ltd. Method of temperature determination for deposition reactors
US20120012047A1 (en) * 2010-07-14 2012-01-19 Taiwan Semiconductor Manufacturing Co., Ltd. Method of temperature determination for deposition reactors
US20120043556A1 (en) * 2010-08-20 2012-02-23 International Business Machines Corporation Epitaxial growth of silicon doped with carbon and phosphorus using hydrogen carrier gas
US8685845B2 (en) * 2010-08-20 2014-04-01 International Business Machines Corporation Epitaxial growth of silicon doped with carbon and phosphorus using hydrogen carrier gas
US20120190216A1 (en) * 2011-01-20 2012-07-26 International Business Machines Corporation Annealing techniques for high performance complementary metal oxide semiconductor (cmos) device fabrication
US20150221730A1 (en) * 2011-01-28 2015-08-06 Applied Materials, Inc. Carbon addition for low resistivity in situ doped silicon epitaxy
US20120276695A1 (en) * 2011-04-29 2012-11-01 International Business Machines Corporation Strained thin body CMOS with Si:C and SiGe stressor
US8809170B2 (en) 2011-05-19 2014-08-19 Asm America Inc. High throughput cyclical epitaxial deposition and etch process
US20140227824A1 (en) * 2013-02-08 2014-08-14 International Business Machines Corporation Interdigitated back contact heterojunction photovoltaic device with a floating junction front surface field
US9859455B2 (en) 2013-02-08 2018-01-02 International Business Machines Corporation Interdigitated back contact heterojunction photovoltaic device with a floating junction front surface field
US9985167B2 (en) * 2013-02-08 2018-05-29 International Business Machines Corporation Methods for forming an interdigitated back contact heterojunction photovoltaic device with a floating junction front surface field
US10043935B2 (en) 2013-02-08 2018-08-07 International Business Machines Corporation Interdigitated back contact heterojunction photovoltaic device
US20170148918A1 (en) * 2015-11-25 2017-05-25 Applied Materials, Inc. Materials for tensile stress and low contact resistance and method of forming

Also Published As

Publication number Publication date Type
US7687383B2 (en) 2010-03-30 grant
US20060240630A1 (en) 2006-10-26 application
WO2006083909A2 (en) 2006-08-10 application
KR20080016988A (en) 2008-02-25 application
US9190515B2 (en) 2015-11-17 grant
WO2006083909A3 (en) 2006-10-19 application
EP1846595A1 (en) 2007-10-24 application
US20100140744A1 (en) 2010-06-10 application
JP2008530784A (en) 2008-08-07 application
US20060234504A1 (en) 2006-10-19 application
JP5295344B2 (en) 2013-09-18 grant
US20090026496A1 (en) 2009-01-29 application
EP1846596A2 (en) 2007-10-24 application
KR20070100401A (en) 2007-10-10 application
US7438760B2 (en) 2008-10-21 grant
JP2006216955A (en) 2006-08-17 application
JP5173140B2 (en) 2013-03-27 grant
JP2008530782A (en) 2008-08-07 application
US7816236B2 (en) 2010-10-19 grant
US7648690B2 (en) 2010-01-19 grant
WO2006083821A1 (en) 2006-08-10 application
JP2012054613A (en) 2012-03-15 application
JP5571287B2 (en) 2014-08-13 grant

Similar Documents

Publication Publication Date Title
US5242855A (en) Method of fabricating a polycrystalline silicon film having a reduced resistivity
US7049627B2 (en) Semiconductor heterostructures and related methods
US7195985B2 (en) CMOS transistor junction regions formed by a CVD etching and deposition sequence
US8134159B2 (en) Semiconductor device including a p-type transistor having extension regions in sours and drain regions and method of fabricating the same
US20140020619A1 (en) Method for Growing a Monocrystalline Tin-Containing Semiconductor Material
US5316958A (en) Method of dopant enhancement in an epitaxial silicon layer by using germanium
US8029620B2 (en) Methods of forming carbon-containing silicon epitaxial layers
US20050250302A1 (en) Thin films and methods of making them
US20040259333A1 (en) Method to planarize and reduce defect density of silicon germanium
US6946371B2 (en) Methods of fabricating semiconductor structures having epitaxially grown source and drain elements
US20130256838A1 (en) Method of epitaxial doped germanium tin alloy formation
US20110124169A1 (en) Methods of selectively depositing an epitaxial layer
US7741200B2 (en) Formation and treatment of epitaxial layer containing silicon and carbon
US20050277272A1 (en) Low temperature epitaxial growth of silicon-containing films using UV radiation
US20060166414A1 (en) Selective deposition
US8367528B2 (en) Cyclical epitaxial deposition and etch
US20060260538A1 (en) Use of Cl2 and/or HCl during silicon epitaxial film formation
US20070254414A1 (en) Method of manufacturing semiconductor device, and semiconductor device
US20080044932A1 (en) Carbon precursors for use during silicon epitaxial film formation
US7166528B2 (en) Methods of selective deposition of heavily doped epitaxial SiGe
US7132338B2 (en) Methods to fabricate MOSFET devices using selective deposition process
US20070264801A1 (en) Semiconductor buffer structures
US7029995B2 (en) Methods for depositing amorphous materials and using them as templates for epitaxial films by solid phase epitaxy
US20090093094A1 (en) Selective Formation of Silicon Carbon Epitaxial Layer
US20050250298A1 (en) In situ doped epitaxial films

Legal Events

Date Code Title Description
AS Assignment

Owner name: ASM AMERICA, INC., ARIZONA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BAUER, MATTHIAS;REEL/FRAME:017680/0387

Effective date: 20060510

Owner name: ASM AMERICA, INC.,ARIZONA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BAUER, MATTHIAS;REEL/FRAME:017680/0387

Effective date: 20060510

CC Certificate of correction
FPAY Fee payment

Year of fee payment: 4

MAFP

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552)

Year of fee payment: 8