US20060103605A1 - Plasma display panel driving apparatus - Google Patents
Plasma display panel driving apparatus Download PDFInfo
- Publication number
- US20060103605A1 US20060103605A1 US11/270,467 US27046705A US2006103605A1 US 20060103605 A1 US20060103605 A1 US 20060103605A1 US 27046705 A US27046705 A US 27046705A US 2006103605 A1 US2006103605 A1 US 2006103605A1
- Authority
- US
- United States
- Prior art keywords
- voltage
- coupled
- switching element
- diode
- electrode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/28—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels
- G09G3/288—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels
- G09G3/296—Driving circuits for producing the waveforms applied to the driving electrodes
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/28—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels
- G09G3/288—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels
- G09G3/296—Driving circuits for producing the waveforms applied to the driving electrodes
- G09G3/2965—Driving circuits for producing the waveforms applied to the driving electrodes using inductors for energy recovery
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
- G09G2330/06—Handling electromagnetic interferences [EMI], covering emitted as well as received electromagnetic radiation
Definitions
- the present invention relates to a plasma display panel (PDP) driving apparatus, and more particularly, to a PDP driving apparatus for applying a voltage to electrodes of the PDP.
- PDP plasma display panel
- FIG. 1 shows a conventional three-electrode surface discharge PDP.
- the conventional surface discharge PDP 1 includes front and rear glass substrates 100 and 106 .
- Address electrode lines A 1 , . . . , Am, front and rear dielectric layers 102 and 110 , scan electrode lines Y 1 , . . . , Yn, sustain electrode lines X 1 , . . . , Xn, a fluorescent layer 112 , barrier ribs 114 , and a protective layer 104 are arranged between the front and rear glass substrates 100 and 106 .
- the protective layer 104 may be made of, for example, magnesium oxide (MgO).
- the address electrode lines A 1 , . . . , Am are arranged on an upper surface of the rear glass substrate 106 in a predetermined pattern, and the rear dielectric layer 110 covers the address electrode lines A 1 , . . . , Am.
- the barrier ribs 114 which define discharge cells, are arranged on an upper surface of the rear dielectric layer 110 and are substantially parallel to the address electrode lines A 1 , . . . , Am.
- the barrier ribs 114 prevent optical crosstalk between discharge cells.
- the fluorescent layer 112 is arranged on sides of the barrier ribs 114 and the upper surface of the rear dielectric layer 110 not covered by the barrier ribs 114 .
- the sustain electrode lines X 1 , . . . , Xn and the scan electrode lines Y 1 , . . . , Yn are arranged on a lower surface of the front glass substrate 100 in a predetermined pattern to cross the address electrode lines A 1 , . . . , Am. Discharge cells are provided to correspond to the crossing points.
- the sustain electrode lines X 1 , . . . , Xn and the scan electrode lines Y 1 , . . . , Yn may include transparent electrode lines Xna, . . . , Yna and metallic electrode lines Xnb, . . . , Ynb, respectively.
- Yna may be made of a conductive transparent material such as indium tin oxide (ITO).
- ITO indium tin oxide
- the metallic electrode lines Xnb, . . . , Ynb increase the conductivity of the sustain electrode lines.
- the front dielectric layer 102 covers the sustain electrode lines X 1 , . . . , Xn and the scan electrode lines Y 1 , . . . , Yn.
- the protective layer 104 which protects the PDP 1 from a strong electric field, covers the front dielectric layer 102 .
- a discharge space 108 is filled with a plasma-forming discharge gas.
- driving operations of the PDP 1 are divided into reset, address, and sustain discharge periods PR, PA, and PS, which are sequentially performed in individual subfields.
- PR all discharge cells are provided with a substantially uniform charge state.
- PA the discharge cells to be turned on are selected.
- PS sustain discharge is performed in the selected discharge cells, thereby generating plasma from the plasma-forming discharge gas.
- ultraviolet (UV) light emitted from the plasma excites the fluorescent layer coated in the discharge cells, and the fluorescent layer emits light as it transitions from an excited state to a ground state. The emitted light forms images displayed by the PDP.
- FIG. 2 shows a conventional PDP driving apparatus for the PDP of FIG. 1 .
- the PDP driving apparatus includes an image processor 200 , a logic controller 202 , an address driver 206 , an X driver 208 , and a Y driver 204 .
- the image processor 200 outputs image signals (i.e. internal image signals) after processing an input image signal.
- the internal image signals may include 8-bit R, G, B image data, a clock signal, a horizontal synchronization signal, and a vertical synchronization signal.
- the logic controller 202 generates driving control signals including an address signal S A , a Y driving control signal S Y , and an X driving control signal S X .
- the address driver 206 generates a display data signal by processing the address signal S A and applies the display data signal to the address electrode lines A 1 , . . . , Am.
- the X driver 208 processes the X driving control signal S X and applies the processed X driving control signal S X to the sustain electrode lines X 1 , . . . , Xn.
- the Y driver 204 processes the Y driving control signal S Y and applies the processed Y driving control signal S Y to the scan electrode lines Y 1 , . . . , Yn.
- FIG. 3 shows an address display separation (ADS) driving scheme for the scan electrode lines in the PDP of FIG. 1 .
- ADS address display separation
- a unit frame may be divided into a predetermined number of subfields, typically, 8 subfields SF 1 , . . . , and SF 8 .
- Each subfield SF 1 , . . . , and SF 8 may be divided into a reset period (not shown), an address period A 1 . . . , A 8 , and a sustain discharge period S 1 . . . , S 8 .
- display data signals are applied to the address electrode lines A 1 , . . . , Am, and scan pulses are sequentially applied to the scan electrode lines Y 1 , . . . , Yn, to generate wall charges in selected discharge cells.
- sustain pulses are alternately applied to the scan electrode lines Y 1 , . . . , Yn and the sustain electrode lines X 1 , . . . , Xn to generate a sustain discharge in the selected discharge cells.
- PDP's brightness is proportional to the number of sustain discharge pulses in the sustain discharge periods S 1 , . . . , and S 8 of one unit frame.
- sustain pulses having different ratios of 1, 2, 4, 8, 16, 32, 64, and 128 may be allocated to the 8 subfields SF 1 , . . . , and SF 8 , respectively.
- a brightness of a 133 gray scale may be obtained by addressing and sustain-discharging a discharge cell in the first, third, and eighth subfields SF 1 , SF 3 , and SF 8 .
- the number of sustain discharge pulses allocated to each subfield may be determined according to weighting factors for the subfields in an automatic power control (APC) stage. Additionally, the number of the sustain discharge pulses allocated to the subfields may be determined according to gamma characteristics or panel characteristics. For example, the gray scale allocated to the fourth subfield SF 4 may be decreased from 8 to 6, and the gray scale allocated to the sixth subfield SF 6 may be increased from 32 to 34. Further, the number of subfields in one frame may be determined according to a design specification.
- FIG. 4 shows a timing diagram of driving signals that may be used to drive the PDP of FIG. 1 .
- the driving signals are applied to the address electrode lines A 1 , . . . , Am, the sustain electrode lines X 1 , . . . , Xn, and the scan electrode lines Y 1 , . . . , Yn, and a subfield SF may include a reset period PR, an address period PA, and a sustain discharge period PS.
- a reset pulse is applied to the scan electrode lines Y 1 , . . . , Yn to initialize wall charge states of all discharge cells.
- the reset pulse may include a rising ramp followed by a falling ramp. Applying the rising ramp to the scan electrode lines Y 1 , . . . , Yn increases the voltage of each scan electrode line Y 1 , . . . , Yn from the sustain discharge voltage Vs to a highest rising voltage Vset+Vs. Applying the falling ramp to the scan electrode lines Y 1 , . . . , Yn decreases the voltage each scan electrode line Y 1 , . . .
- a bias voltage Ve is applied to the sustain electrode lines X 1 , . . . , Xn, and a ground voltage Vg is applied to the address electrode lines A 1 , . . . , Am.
- the bias voltage Ve may be higher than the sustain discharge voltage Vs.
- scan pulses having a voltage Vscl are sequentially applied to the scan electrode lines Y 1 , . . . , Yn.
- unselected scan electrode lines are biased at a high scan voltage Vsch.
- a display data signal having an address voltage Va is simultaneously applied to the address electrode lines A 1 , . . . , Am to select the corresponding discharge cells.
- the sustain electrode lines X 1 , . . . , Xn are biased at the bias voltage Ve during the address period PA.
- a sustain pulse having a sustain discharge voltage Vs is alternately applied to the scan electrode lines Y 1 , . . . , Yn and the sustain electrode lines X 1 , . . . , Xn.
- FIG. 5 shows an example of the X driver in the PDP driving apparatus of FIG. 2 .
- the X driver 208 includes a first voltage switching unit 55 , a second voltage switching unit 57 , a main switching unit 59 , and an energy recovery circuit 53 .
- the first voltage switching unit 55 applies a sustain pulse having a sustain discharge voltage Vs and a ground voltage Vg to the sustain electrode lines X 1 , . . . , Xn
- the second voltage switching unit 57 applies a bias voltage Ve to the sustain electrode lines X 1 , . . . , Xn.
- the main switching unit 59 separates application of the bias voltage Ve from application of the sustain discharge voltage Vs and the ground voltage Vg, and the energy recovery circuit 53 collects charges in the discharge cells or emits collected charges into the discharge cells.
- the PDP is referred to as a panel capacitor. Additionally, the panel capacitor may denote a discharge cell.
- the energy recovery circuit 53 includes an inductor L 1 , an over-voltage clamping preventing unit 52 , an energy recovery switching unit 51 , and an energy storage unit 54 .
- the inductor L 1 has one terminal coupled with the main switching unit 59 .
- the over-voltage clamping preventing unit 52 has two diodes D 2 and D 3 coupled with the connection node N 1 (the other terminal of the inductor L 1 ) to maintain the connection node N 1 within a voltage range from the sustain discharge voltage Vs to the ground voltage Vg.
- the energy recovery switching unit 51 has two diodes D 4 and D 5 coupled with the connection node N 1 , and two switching elements S 5 and S 6 coupled with the diodes D 4 and D 5 , respectively, to collect the charges in the panel capacitor Cp or apply collected charges to the panel capacitor Cp.
- the energy storage unit 54 stores the collected charges and emits the stored charges to the panel capacitor Cp.
- the X driver 208 prevents a current from flowing from the second voltage switching unit 57 to the first voltage switching unit 55 by turning the main switching unit 59 on and off. Since a large current flows in the main switching unit 59 , the main switching unit 59 must have a sufficiently large current capacity.
- the main switching unit 59 is typically constructed with a plurality of serially-connected large-current-capacity elements. However, this construction of the main switching unit 59 increases the production cost of the PDP driving apparatus. Therefore, there is a need to improve the PDP driving apparatus.
- FIG. 6 shows another example of the X driver for the PDP driving apparatus of FIG. 2 .
- FIG. 7 is a waveform diagram of a sustain pulse applied to the sustain electrode lines in a sustain discharge period PS by the X driver of FIG. 6 .
- the X driver 208 of FIG. 6 has a similar construction to that of the X driver of FIG. 5 .
- the X driver 208 of FIG. 6 includes a first voltage switching unit 155 , a second voltage switching unit 157 , and an energy recovery circuit 153 .
- the first voltage switching unit 155 applies a sustain pulse having the sustain discharge voltage Vs and the ground voltage Vg to the panel capacitor Cp, and the second voltage switching unit 157 applies the bias voltage Ve to the panel capacitor Cp.
- the energy recovery circuit 153 collects charges in the discharge cells or emits collected charges into the discharge cells.
- the energy recovery circuit 153 is similar to the energy recovery circuit 53 of FIG. 5 . However, instead of the main switching unit 59 of FIG. 5 , the X driver 208 of FIG.
- the over-voltage clamping preventing unit 152 has a clamping range (that is, a clamping performance) from the bias voltage Ve to the ground voltage Vg, instead of from the sustain discharge voltage Vs to the ground voltage Vg.
- the sustain pulse applied to the sustain electrode lines X 1 , . . . , Xn in the sustain discharge period PS may increase up to the bias voltage Ve, so that overshoot occurs.
- the overshoot negatively affects the PDP's performance since it causes unstable light emission in the sustain discharge period PS.
- the present invention provides a plasma display panel driving apparatus capable of reducing production cost and that may improve clamping performance.
- the present invention discloses a PDP driving apparatus for applying a voltage to an electrode of the PDP.
- the apparatus includes a first voltage switching unit having a first diode having an anode coupled with a first voltage source, a first switching element coupled with a cathode of the first diode to apply a first voltage to the electrode, and a second switching element coupled with a ground to apply a ground voltage to the electrode.
- a second voltage switching unit has a third switching element coupled with a second voltage source to apply a second voltage, which is higher than the first voltage, to the electrode.
- An energy recovery circuit has an inductor coupled between the first and second switching elements, and an over-voltage clamping preventing unit to maintain a connection node, which is coupled with the electrode through the inductor, in a voltage range from the first voltage to the ground voltage.
- the over-voltage clamping preventing unit comprises a second diode coupled with the connection node, a third diode coupled with the connection node, and a fourth switching element having a first terminal coupled with a cathode of the second diode and a second terminal coupled with the first voltage source. An anode of the third diode is coupled with the ground.
- the present invention also discloses a PDP driving apparatus for applying a voltage to an electrode of the PDP including a first voltage applying unit to apply a first voltage and a third voltage to the electrode, a second voltage applying unit to apply a second voltage, which is higher than the first voltage, to the electrode, and an energy recovery circuit including an inductor and an over-voltage clamping preventing unit.
- the over-voltage clamping preventing unit maintains a connection node, which is coupled with the electrode through the inductor, in a voltage range from the first voltage to the third voltage.
- the over-voltage clamping preventing unit includes a second diode coupled with the connection node, a third diode coupled with the connection node, and a fourth switching element having a first terminal coupled with the second diode and a second terminal coupled with a first voltage source that supplies the first voltage.
- FIG. 1 shows a conventional three-electrode surface discharge plasma discharge panel (PDP).
- FIG. 2 shows a conventional PDP driving apparatus for the PDP of FIG. 1 .
- FIG. 3 shows an address display separation (ADS) driving scheme for scan electrode lines in the PDP of FIG. 1 .
- ADS address display separation
- FIG. 4 shows a timing diagram of driving signals used for the PDP of FIG. 1 .
- FIG. 5 shows an example of an X driver that may be used in the PDP driving apparatus of FIG. 2 .
- FIG. 6 shows another example of an X driver that may be used in the PDP driving apparatus of FIG. 2 .
- FIG. 7 is a waveform of a sustain pulse output by the X driver of FIG. 6 .
- FIG. 8 shows an X driver of a PDP driving apparatus according to an exemplary embodiment of the present invention.
- FIG. 9 shows a waveform of a sustain pulse output by the X driver of FIG. 8 .
- FIG. 10 shows a timing diagram for third and fourth switching elements of FIG. 8 .
- FIG. 8 shows an X driver of a plasma display panel (PDP) driving apparatus according to an exemplary embodiment of the present invention
- FIG. 9 shows a waveform of a sustain pulse applied to sustain electrode lines by the X driver of FIG. 8
- FIG. 10 shows a timing diagram for third and fourth switching elements of FIG. 8 .
- the PDP driving apparatus includes an X driver 208 and a Y driver 204 , which are coupled with a panel capacitor Cp.
- the X driver 208 applies X driving signals to the panel capacitor Cp.
- the X driver 208 includes a first voltage switching unit 255 , a second voltage switching unit 257 , and an energy recovery circuit 253 .
- the first voltage switching unit 255 applies a sustain pulse having the sustain discharge voltage Vs and the ground voltage Vg to the panel capacitor Cp
- the second voltage switching unit 257 applies the bias voltage Ve to sustain electrode lines.
- the energy recovery circuit 253 collects charges in the panel capacitor Cp and applies collected charges to the panel capacitor Cp.
- the first voltage switching unit 255 includes a first diode D 21 having an anode coupled with the sustain discharge voltage source Vs (first voltage source), a first switching element S 21 coupled with a cathode of the first diode D 21 , and a second switching element S 22 coupled with the ground.
- the first switching element S 21 applies the sustain discharge voltage Vs to the panel capacitor Cp.
- the second switching element S 22 applies the ground voltage Vg to the panel capacitor Cp.
- the second voltage switching unit 257 includes a third switching element S 23 coupled with the bias voltage source Ve (second voltage source).
- the third switching element S 23 applies the bias voltage Ve to the panel capacitor Cp.
- the bias voltage Ve may be higher than the sustain discharge voltage Vs.
- the energy recovery circuit 253 includes an inductor L 21 , an over-voltage clamping preventing unit 252 , an energy recovery switching unit 251 , and an energy storage unit 254 .
- the inductor L 21 has a first terminal coupled with the panel capacitor Cp, and the over-voltage clamping preventing unit 252 maintains a connection node N 21 (a second terminal of the inductor L 21 ) in a voltage range from the sustain discharge voltage Vs to the ground voltage Vg.
- the energy recovery switching unit 251 collects charges remaining in the panel capacitor Cp and applies collected charges to the panel capacitor Cp.
- the energy storage unit 254 stores the collected charges and emits the stored charges to the panel capacitor Cp.
- the over-voltage clamping preventing unit 252 includes a second diode D 22 coupled with the connection node N 21 , a third diode D 23 coupled with the connection node N 21 , and a fourth switching element S 24 having a first terminal coupled with a cathode of the second diode D 22 and a second terminal coupled with the sustain discharge voltage source Vs. An anode of the third diode D 23 is grounded.
- the energy recovery switching unit 251 includes a fourth diode D 24 coupled with the connection node N 21 , a fifth diode D 25 coupled with the connection node N 21 , a fifth switching element S 25 serially-coupled with an anode of the fourth diode D 24 , and a sixth switching element S 26 serially-coupled with a cathode of the fifth diode D 25 .
- the energy storage unit 254 includes a capacitor Cxerc.
- the first through sixth switching elements S 21 -S 26 may be field effect transistors (FET) or other devices that perform a similar switching function.
- FET field effect transistors
- An internal diode is provided to each FET.
- the anode and cathode of the internal diode are coupled with the source and drain of the FET, respectively.
- the source and drain of the first switching element S 21 are coupled with the panel capacitor Cp and the cathode of the first diode D 21 , respectively.
- the source of the second switching element S 22 is grounded, and the drain of the second switching element S 22 is coupled with the panel capacitor Cp and the inductor L 21 .
- the source and drain of the third switching element S 23 are coupled with the panel capacitor Cp and the second voltage source Ve, respectively.
- the source and drain of the fourth switching element S 24 are coupled with the first voltage source Vs and the cathode of the second diode D 22 , respectively.
- the source and drain of the fifth switching element S 25 are coupled with the anode of the fourth diode D 24 and the energy storage capacitor Cxerc, respectively.
- the source and drain of the sixth switching element S 26 are coupled with the energy storage capacitor Cxerc and the cathode of the fifth diode D 25 , respectively.
- the third switching element S 23 of the second voltage switching unit 257 is turned on at time t 1 by increasing a signal from a low level to a high level.
- the bias voltage Ve does not substantially affect the first voltage switching unit 255 .
- the fourth switching element S 24 of the over-voltage clamping preventing unit 252 is turned off at time t 1 by decreasing a signal from a high level to a low level, so that the bias voltage Ve does not substantially affect the first voltage source Vs.
- the first and second switching elements S 21 and S 22 of the first voltage switching unit 255 are alternately turned on and off, the third switching element S 23 is turned off at time t 2 by decreasing a signal from a high level to a low level, and the fourth switching element S 24 for clamping is turned on at time t 2 by increasing a signal from a low level to a high level.
- the over-voltage clamping preventing unit 252 of the X driver of FIG. 8 is coupled with the first voltage source Vs instead of the second voltage source Ve. Hence, the clamping performance of the X driver 208 may be improved.
- the over-voltage clamping preventing unit 252 includes the fourth switching element S 24 , the bias voltage Ve does not substantially affect the first voltage source Vs.
- FIG. 9 shows the improved clamping performance. Unlike with the sustain pulse of FIG. 7 , with the sustain pulse of FIG. 9 , there is substantially no overshoot due to the bias voltage Ve, and a stable sustain discharge voltage Vs may be obtained.
- the fourth switching element S 24 may reduce the surge current with an operating resistance Rds (on) of the FET.
- EMI electromagnetic interference
- the energy recovery circuit 253 operates to solve this problem. Additionally, the capacitor Cxerc of the energy storage unit 254 may be charged at a predetermined voltage.
- the sustain discharge voltage Vs is applied to the panel capacitor Cp
- the sixth switching element S 26 of the energy recovery switching unit 251 is turned on in order to collect the charges on the panel capacitor Cp.
- the fifth switching element S 25 is turned on in order to apply collected charges to the panel capacitor Cp.
- an over-voltage clamping preventing unit of an energy recovery circuit in an X driver includes a fourth switching element, it is possible to improve a clamping performance, even when a bias voltage is higher than a sustain discharge voltage. Further, it is possible to minimize the influence of the bias voltage on a first voltage source.
- the fourth switching element comprises an FET
- a low-operating-resistance FET is typically used to reduce power consumption.
- a high-operating-resistance may be used for the fourth switching element to minimize the influence of a surge current flowing in a second diode D 22 of the over-voltage clamping preventing unit, thereby reducing EMI noise caused by the surge current.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Plasma & Fusion (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Control Of Gas Discharge Display Tubes (AREA)
Abstract
Description
- This application claims priority to and the benefit of Korean Patent Application No. 10-2004-0092354, filed on Nov. 12, 2004, which is hereby incorporated by reference for all purposes as if fully set forth herein.
- 1. Field of the Invention
- The present invention relates to a plasma display panel (PDP) driving apparatus, and more particularly, to a PDP driving apparatus for applying a voltage to electrodes of the PDP.
- 2. Discussion of the Background
-
FIG. 1 shows a conventional three-electrode surface discharge PDP. - Referring to
FIG. 1 , the conventionalsurface discharge PDP 1 includes front andrear glass substrates dielectric layers fluorescent layer 112,barrier ribs 114, and aprotective layer 104 are arranged between the front andrear glass substrates protective layer 104 may be made of, for example, magnesium oxide (MgO). - The address electrode lines A1, . . . , Am are arranged on an upper surface of the
rear glass substrate 106 in a predetermined pattern, and the reardielectric layer 110 covers the address electrode lines A1, . . . , Am. Thebarrier ribs 114, which define discharge cells, are arranged on an upper surface of the reardielectric layer 110 and are substantially parallel to the address electrode lines A1, . . . , Am. The barrier ribs 114 prevent optical crosstalk between discharge cells. Thefluorescent layer 112 is arranged on sides of thebarrier ribs 114 and the upper surface of the reardielectric layer 110 not covered by thebarrier ribs 114. - The sustain electrode lines X1, . . . , Xn and the scan electrode lines Y1, . . . , Yn are arranged on a lower surface of the
front glass substrate 100 in a predetermined pattern to cross the address electrode lines A1, . . . , Am. Discharge cells are provided to correspond to the crossing points. The sustain electrode lines X1, . . . , Xn and the scan electrode lines Y1, . . . , Yn may include transparent electrode lines Xna, . . . , Yna and metallic electrode lines Xnb, . . . , Ynb, respectively. The transparent electrode lines Xna, . . . , Yna may be made of a conductive transparent material such as indium tin oxide (ITO). The metallic electrode lines Xnb, . . . , Ynb increase the conductivity of the sustain electrode lines. The frontdielectric layer 102 covers the sustain electrode lines X1, . . . , Xn and the scan electrode lines Y1, . . . , Yn. Theprotective layer 104, which protects thePDP 1 from a strong electric field, covers the frontdielectric layer 102. Adischarge space 108 is filled with a plasma-forming discharge gas. - Generally, driving operations of the
PDP 1 are divided into reset, address, and sustain discharge periods PR, PA, and PS, which are sequentially performed in individual subfields. In the reset period PR, all discharge cells are provided with a substantially uniform charge state. In the address period PA, the discharge cells to be turned on are selected. In the sustain discharge period PS, sustain discharge is performed in the selected discharge cells, thereby generating plasma from the plasma-forming discharge gas. In turn, ultraviolet (UV) light emitted from the plasma excites the fluorescent layer coated in the discharge cells, and the fluorescent layer emits light as it transitions from an excited state to a ground state. The emitted light forms images displayed by the PDP. -
FIG. 2 shows a conventional PDP driving apparatus for the PDP ofFIG. 1 . - Referring to
FIG. 2 , the PDP driving apparatus includes animage processor 200, alogic controller 202, anaddress driver 206, anX driver 208, and aY driver 204. Theimage processor 200 outputs image signals (i.e. internal image signals) after processing an input image signal. For example, the internal image signals may include 8-bit R, G, B image data, a clock signal, a horizontal synchronization signal, and a vertical synchronization signal. Thelogic controller 202 generates driving control signals including an address signal SA, a Y driving control signal SY, and an X driving control signal SX. Theaddress driver 206 generates a display data signal by processing the address signal SA and applies the display data signal to the address electrode lines A1, . . . , Am. TheX driver 208 processes the X driving control signal SX and applies the processed X driving control signal SX to the sustain electrode lines X1, . . . , Xn. TheY driver 204 processes the Y driving control signal SY and applies the processed Y driving control signal SY to the scan electrode lines Y1, . . . , Yn. -
FIG. 3 shows an address display separation (ADS) driving scheme for the scan electrode lines in the PDP ofFIG. 1 . - In order to perform time-division gray display, a unit frame may be divided into a predetermined number of subfields, typically, 8 subfields SF1, . . . , and SF8. Each subfield SF1, . . . , and SF8 may be divided into a reset period (not shown), an address period A1 . . . , A8, and a sustain discharge period S1 . . . , S8.
- In the address period A1 . . . , A8, display data signals are applied to the address electrode lines A1, . . . , Am, and scan pulses are sequentially applied to the scan electrode lines Y1, . . . , Yn, to generate wall charges in selected discharge cells.
- In the sustain discharge period S1, . . . , S8, sustain pulses are alternately applied to the scan electrode lines Y1, . . . , Yn and the sustain electrode lines X1, . . . , Xn to generate a sustain discharge in the selected discharge cells.
- PDP's brightness is proportional to the number of sustain discharge pulses in the sustain discharge periods S1, . . . , and S8 of one unit frame. In a case where one image is represented in 256 gray scales by using one frame having 8 subfields, sustain pulses having different ratios of 1, 2, 4, 8, 16, 32, 64, and 128 may be allocated to the 8 subfields SF1, . . . , and SF8, respectively. Hence, for example, a brightness of a 133 gray scale may be obtained by addressing and sustain-discharging a discharge cell in the first, third, and eighth subfields SF1, SF3, and SF8.
- The number of sustain discharge pulses allocated to each subfield may be determined according to weighting factors for the subfields in an automatic power control (APC) stage. Additionally, the number of the sustain discharge pulses allocated to the subfields may be determined according to gamma characteristics or panel characteristics. For example, the gray scale allocated to the fourth subfield SF4 may be decreased from 8 to 6, and the gray scale allocated to the sixth subfield SF6 may be increased from 32 to 34. Further, the number of subfields in one frame may be determined according to a design specification.
-
FIG. 4 shows a timing diagram of driving signals that may be used to drive the PDP ofFIG. 1 . Referring toFIG. 4 , the driving signals are applied to the address electrode lines A1, . . . , Am, the sustain electrode lines X1, . . . , Xn, and the scan electrode lines Y1, . . . , Yn, and a subfield SF may include a reset period PR, an address period PA, and a sustain discharge period PS. - In the reset period PR, a reset pulse is applied to the scan electrode lines Y1, . . . , Yn to initialize wall charge states of all discharge cells. The reset pulse may include a rising ramp followed by a falling ramp. Applying the rising ramp to the scan electrode lines Y1, . . . , Yn increases the voltage of each scan electrode line Y1, . . . , Yn from the sustain discharge voltage Vs to a highest rising voltage Vset+Vs. Applying the falling ramp to the scan electrode lines Y1, . . . , Yn decreases the voltage each scan electrode line Y1, . . . , Yn from the sustain discharge voltage Vs to a lowest falling voltage Vnf. When applying the falling ramp, a bias voltage Ve is applied to the sustain electrode lines X1, . . . , Xn, and a ground voltage Vg is applied to the address electrode lines A1, . . . , Am. As
FIG. 4 shows, the bias voltage Ve may be higher than the sustain discharge voltage Vs. - In the address period PA, in order to select discharge cells to be turned on, scan pulses having a voltage Vscl are sequentially applied to the scan electrode lines Y1, . . . , Yn. Here, unselected scan electrode lines are biased at a high scan voltage Vsch. A display data signal having an address voltage Va is simultaneously applied to the address electrode lines A1, . . . , Am to select the corresponding discharge cells. The sustain electrode lines X1, . . . , Xn are biased at the bias voltage Ve during the address period PA.
- In the sustain discharge period PS, in order to sustain-discharge the discharge cells selected in the address period PA, a sustain pulse having a sustain discharge voltage Vs is alternately applied to the scan electrode lines Y1, . . . , Yn and the sustain electrode lines X1, . . . , Xn.
-
FIG. 5 shows an example of the X driver in the PDP driving apparatus ofFIG. 2 . - Referring to
FIG. 5 , theX driver 208 includes a firstvoltage switching unit 55, a secondvoltage switching unit 57, amain switching unit 59, and anenergy recovery circuit 53. The firstvoltage switching unit 55 applies a sustain pulse having a sustain discharge voltage Vs and a ground voltage Vg to the sustain electrode lines X1, . . . , Xn, and the secondvoltage switching unit 57 applies a bias voltage Ve to the sustain electrode lines X1, . . . , Xn. Themain switching unit 59 separates application of the bias voltage Ve from application of the sustain discharge voltage Vs and the ground voltage Vg, and theenergy recovery circuit 53 collects charges in the discharge cells or emits collected charges into the discharge cells. - Hereinafter, the PDP is referred to as a panel capacitor. Additionally, the panel capacitor may denote a discharge cell.
- The
energy recovery circuit 53 includes an inductor L1, an over-voltageclamping preventing unit 52, an energyrecovery switching unit 51, and anenergy storage unit 54. The inductor L1 has one terminal coupled with themain switching unit 59. The over-voltageclamping preventing unit 52 has two diodes D2 and D3 coupled with the connection node N1 (the other terminal of the inductor L1) to maintain the connection node N1 within a voltage range from the sustain discharge voltage Vs to the ground voltage Vg. The energyrecovery switching unit 51 has two diodes D4 and D5 coupled with the connection node N1, and two switching elements S5 and S6 coupled with the diodes D4 and D5, respectively, to collect the charges in the panel capacitor Cp or apply collected charges to the panel capacitor Cp. Theenergy storage unit 54 stores the collected charges and emits the stored charges to the panel capacitor Cp. - If the bias voltage Ve exceeds the sustain discharge voltage Vs as shown in
FIG. 4 , theX driver 208 prevents a current from flowing from the secondvoltage switching unit 57 to the firstvoltage switching unit 55 by turning themain switching unit 59 on and off. Since a large current flows in themain switching unit 59, themain switching unit 59 must have a sufficiently large current capacity. Conventionally, themain switching unit 59 is typically constructed with a plurality of serially-connected large-current-capacity elements. However, this construction of themain switching unit 59 increases the production cost of the PDP driving apparatus. Therefore, there is a need to improve the PDP driving apparatus. -
FIG. 6 shows another example of the X driver for the PDP driving apparatus ofFIG. 2 .FIG. 7 is a waveform diagram of a sustain pulse applied to the sustain electrode lines in a sustain discharge period PS by the X driver ofFIG. 6 . - The
X driver 208 ofFIG. 6 has a similar construction to that of the X driver ofFIG. 5 . TheX driver 208 ofFIG. 6 includes a firstvoltage switching unit 155, a secondvoltage switching unit 157, and anenergy recovery circuit 153. The firstvoltage switching unit 155 applies a sustain pulse having the sustain discharge voltage Vs and the ground voltage Vg to the panel capacitor Cp, and the secondvoltage switching unit 157 applies the bias voltage Ve to the panel capacitor Cp. Theenergy recovery circuit 153 collects charges in the discharge cells or emits collected charges into the discharge cells. Theenergy recovery circuit 153 is similar to theenergy recovery circuit 53 ofFIG. 5 . However, instead of themain switching unit 59 ofFIG. 5 , theX driver 208 ofFIG. 6 has an additional first diode D11 coupled with the first voltage source Vs in order to prevent influence of the bias voltage Ve (from the second switching unit 157) on the firstvoltage switching unit 155. Additionally, in an over-voltageclamping preventing unit 152, the cathode of the second diode D12 is coupled with the second voltage source Ve. Therefore, the production cost of the PDP driving apparatus may be reduced. Additionally, the influence of the bias voltage Ve on the firstvoltage switching unit 155 may be minimized. However, the over-voltageclamping preventing unit 152 has a clamping range (that is, a clamping performance) from the bias voltage Ve to the ground voltage Vg, instead of from the sustain discharge voltage Vs to the ground voltage Vg. According to this change in clamping performance, asFIG. 7 shows, the sustain pulse applied to the sustain electrode lines X1, . . . , Xn in the sustain discharge period PS may increase up to the bias voltage Ve, so that overshoot occurs. The overshoot negatively affects the PDP's performance since it causes unstable light emission in the sustain discharge period PS. - The present invention provides a plasma display panel driving apparatus capable of reducing production cost and that may improve clamping performance.
- Additional features of the invention will be set forth in the description which follows, and in part will be apparent from the description, or may be learned by practice of the invention.
- The present invention discloses a PDP driving apparatus for applying a voltage to an electrode of the PDP. The apparatus includes a first voltage switching unit having a first diode having an anode coupled with a first voltage source, a first switching element coupled with a cathode of the first diode to apply a first voltage to the electrode, and a second switching element coupled with a ground to apply a ground voltage to the electrode. A second voltage switching unit has a third switching element coupled with a second voltage source to apply a second voltage, which is higher than the first voltage, to the electrode. An energy recovery circuit has an inductor coupled between the first and second switching elements, and an over-voltage clamping preventing unit to maintain a connection node, which is coupled with the electrode through the inductor, in a voltage range from the first voltage to the ground voltage. The over-voltage clamping preventing unit comprises a second diode coupled with the connection node, a third diode coupled with the connection node, and a fourth switching element having a first terminal coupled with a cathode of the second diode and a second terminal coupled with the first voltage source. An anode of the third diode is coupled with the ground.
- The present invention also discloses a PDP driving apparatus for applying a voltage to an electrode of the PDP including a first voltage applying unit to apply a first voltage and a third voltage to the electrode, a second voltage applying unit to apply a second voltage, which is higher than the first voltage, to the electrode, and an energy recovery circuit including an inductor and an over-voltage clamping preventing unit. The over-voltage clamping preventing unit maintains a connection node, which is coupled with the electrode through the inductor, in a voltage range from the first voltage to the third voltage. The over-voltage clamping preventing unit includes a second diode coupled with the connection node, a third diode coupled with the connection node, and a fourth switching element having a first terminal coupled with the second diode and a second terminal coupled with a first voltage source that supplies the first voltage.
- It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory and are intended to provide further explanation of the invention as claimed.
- The accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this specification, illustrate embodiments of the invention and together with the description serve to explain the principles of the invention.
-
FIG. 1 shows a conventional three-electrode surface discharge plasma discharge panel (PDP). -
FIG. 2 shows a conventional PDP driving apparatus for the PDP ofFIG. 1 . -
FIG. 3 shows an address display separation (ADS) driving scheme for scan electrode lines in the PDP ofFIG. 1 . -
FIG. 4 shows a timing diagram of driving signals used for the PDP ofFIG. 1 . -
FIG. 5 shows an example of an X driver that may be used in the PDP driving apparatus ofFIG. 2 . -
FIG. 6 shows another example of an X driver that may be used in the PDP driving apparatus ofFIG. 2 . -
FIG. 7 is a waveform of a sustain pulse output by the X driver ofFIG. 6 . -
FIG. 8 shows an X driver of a PDP driving apparatus according to an exemplary embodiment of the present invention. -
FIG. 9 shows a waveform of a sustain pulse output by the X driver ofFIG. 8 . -
FIG. 10 shows a timing diagram for third and fourth switching elements ofFIG. 8 . - The invention is described more fully hereinafter with reference to the accompanying drawings, in which embodiments of the invention are shown. This invention may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure is thorough, and will fully convey the scope of the invention to those skilled in the art. In the drawings, the size and relative sizes of layers and regions may be exaggerated for clarity.
-
FIG. 8 shows an X driver of a plasma display panel (PDP) driving apparatus according to an exemplary embodiment of the present invention, andFIG. 9 shows a waveform of a sustain pulse applied to sustain electrode lines by the X driver ofFIG. 8 .FIG. 10 shows a timing diagram for third and fourth switching elements ofFIG. 8 . - Referring to
FIG. 8 , the PDP driving apparatus includes anX driver 208 and aY driver 204, which are coupled with a panel capacitor Cp. TheX driver 208 applies X driving signals to the panel capacitor Cp. TheX driver 208 includes a firstvoltage switching unit 255, a secondvoltage switching unit 257, and anenergy recovery circuit 253. The firstvoltage switching unit 255 applies a sustain pulse having the sustain discharge voltage Vs and the ground voltage Vg to the panel capacitor Cp, and the secondvoltage switching unit 257 applies the bias voltage Ve to sustain electrode lines. Theenergy recovery circuit 253 collects charges in the panel capacitor Cp and applies collected charges to the panel capacitor Cp. - The first
voltage switching unit 255 includes a first diode D21 having an anode coupled with the sustain discharge voltage source Vs (first voltage source), a first switching element S21 coupled with a cathode of the first diode D21, and a second switching element S22 coupled with the ground. The first switching element S21 applies the sustain discharge voltage Vs to the panel capacitor Cp. The second switching element S22 applies the ground voltage Vg to the panel capacitor Cp. - The second
voltage switching unit 257 includes a third switching element S23 coupled with the bias voltage source Ve (second voltage source). The third switching element S23 applies the bias voltage Ve to the panel capacitor Cp. The bias voltage Ve may be higher than the sustain discharge voltage Vs. - The
energy recovery circuit 253 includes an inductor L21, an over-voltageclamping preventing unit 252, an energyrecovery switching unit 251, and anenergy storage unit 254. The inductor L21 has a first terminal coupled with the panel capacitor Cp, and the over-voltageclamping preventing unit 252 maintains a connection node N21 (a second terminal of the inductor L21) in a voltage range from the sustain discharge voltage Vs to the ground voltage Vg. The energyrecovery switching unit 251 collects charges remaining in the panel capacitor Cp and applies collected charges to the panel capacitor Cp. Theenergy storage unit 254 stores the collected charges and emits the stored charges to the panel capacitor Cp. - The over-voltage
clamping preventing unit 252 includes a second diode D22 coupled with the connection node N21, a third diode D23 coupled with the connection node N21, and a fourth switching element S24 having a first terminal coupled with a cathode of the second diode D22 and a second terminal coupled with the sustain discharge voltage source Vs. An anode of the third diode D23 is grounded. - The energy
recovery switching unit 251 includes a fourth diode D24 coupled with the connection node N21, a fifth diode D25 coupled with the connection node N21, a fifth switching element S25 serially-coupled with an anode of the fourth diode D24, and a sixth switching element S26 serially-coupled with a cathode of the fifth diode D25. - The
energy storage unit 254 includes a capacitor Cxerc. - The first through sixth switching elements S21-S26 may be field effect transistors (FET) or other devices that perform a similar switching function. An internal diode is provided to each FET. The anode and cathode of the internal diode are coupled with the source and drain of the FET, respectively.
- As shown in
FIG. 8 , the source and drain of the first switching element S21 are coupled with the panel capacitor Cp and the cathode of the first diode D21, respectively. The source of the second switching element S22 is grounded, and the drain of the second switching element S22 is coupled with the panel capacitor Cp and the inductor L21. The source and drain of the third switching element S23 are coupled with the panel capacitor Cp and the second voltage source Ve, respectively. The source and drain of the fourth switching element S24 are coupled with the first voltage source Vs and the cathode of the second diode D22, respectively. The source and drain of the fifth switching element S25 are coupled with the anode of the fourth diode D24 and the energy storage capacitor Cxerc, respectively. The source and drain of the sixth switching element S26 are coupled with the energy storage capacitor Cxerc and the cathode of the fifth diode D25, respectively. - Now, operations of the
X driver 208 will be described with reference toFIG. 9 andFIG. 10 . Since the waveforms shown inFIG. 10 that may be applied to the address, sustain, and scan electrodes are similar to those ofFIG. 4 , a detailed description is omitted here. - In order to apply the bias voltage Ve to the panel capacitor Cp for a portion of the reset period PR and during the address period PA, the third switching element S23 of the second
voltage switching unit 257 is turned on at time t1 by increasing a signal from a low level to a high level. Here, due to the first diode D21 of the firstvoltage switching unit 255, the bias voltage Ve does not substantially affect the firstvoltage switching unit 255. Additionally, the fourth switching element S24 of the over-voltageclamping preventing unit 252 is turned off at time t1 by decreasing a signal from a high level to a low level, so that the bias voltage Ve does not substantially affect the first voltage source Vs. - In order to alternately apply the sustain discharge voltage Vs and the ground voltage Vg during the sustain discharge period PS, the first and second switching elements S21 and S22 of the first
voltage switching unit 255 are alternately turned on and off, the third switching element S23 is turned off at time t2 by decreasing a signal from a high level to a low level, and the fourth switching element S24 for clamping is turned on at time t2 by increasing a signal from a low level to a high level. Unlike the X driver ofFIG. 6 , the over-voltageclamping preventing unit 252 of the X driver ofFIG. 8 is coupled with the first voltage source Vs instead of the second voltage source Ve. Hence, the clamping performance of theX driver 208 may be improved. Additionally, since the over-voltageclamping preventing unit 252 includes the fourth switching element S24, the bias voltage Ve does not substantially affect the first voltage source Vs.FIG. 9 shows the improved clamping performance. Unlike with the sustain pulse ofFIG. 7 , with the sustain pulse ofFIG. 9 , there is substantially no overshoot due to the bias voltage Ve, and a stable sustain discharge voltage Vs may be obtained. On the other hand, although a surge current that causes electromagnetic interference (EMI) noise may occur in the second diode D22 of the over-voltageclamping preventing unit 252, the fourth switching element S24 may reduce the surge current with an operating resistance Rds (on) of the FET. Unlike a conventional system, which uses a low-operating-resistance FET to reduce power consumption, it is possible to use a high-operating-resistance FET. - If the sustain pulse having the sustain discharge voltage Vs and the ground voltage Vg is continuously applied, the power consumption of the panel capacitor Cp increases. The
energy recovery circuit 253 operates to solve this problem. Additionally, the capacitor Cxerc of theenergy storage unit 254 may be charged at a predetermined voltage. When the sustain discharge voltage Vs is applied to the panel capacitor Cp, the sixth switching element S26 of the energyrecovery switching unit 251 is turned on in order to collect the charges on the panel capacitor Cp. When the ground voltage Vg is applied to the panel capacitor Cp, the fifth switching element S25 is turned on in order to apply collected charges to the panel capacitor Cp. - According to a plasma display panel driving apparatus of an exemplary embodiment of the present invention, the following effects may be obtained.
- First, since an over-voltage clamping preventing unit of an energy recovery circuit in an X driver includes a fourth switching element, it is possible to improve a clamping performance, even when a bias voltage is higher than a sustain discharge voltage. Further, it is possible to minimize the influence of the bias voltage on a first voltage source.
- Second, when the fourth switching element comprises an FET, a low-operating-resistance FET is typically used to reduce power consumption. However, according to an exemplary embodiment of the present invention, a high-operating-resistance may be used for the fourth switching element to minimize the influence of a surge current flowing in a second diode D22 of the over-voltage clamping preventing unit, thereby reducing EMI noise caused by the surge current.
- It will be apparent to those skilled in the art that various modifications and variation can be made in the present invention without departing from the spirit or scope of the invention. Thus, it is intended that the present invention cover the modifications and variations of this invention provided they come within the scope of the appended claims and their equivalents.
Claims (16)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2004-0092354 | 2004-11-12 | ||
KR1020040092354A KR100573165B1 (en) | 2004-11-12 | 2004-11-12 | Driving apparatus of plasma display panel |
Publications (2)
Publication Number | Publication Date |
---|---|
US20060103605A1 true US20060103605A1 (en) | 2006-05-18 |
US7439942B2 US7439942B2 (en) | 2008-10-21 |
Family
ID=36385754
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/270,467 Expired - Fee Related US7439942B2 (en) | 2004-11-12 | 2005-11-10 | Plasma display panel driving apparatus |
Country Status (4)
Country | Link |
---|---|
US (1) | US7439942B2 (en) |
JP (1) | JP4199216B2 (en) |
KR (1) | KR100573165B1 (en) |
CN (1) | CN100507989C (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2006126314A1 (en) * | 2005-05-23 | 2006-11-30 | Matsushita Electric Industrial Co., Ltd. | Plasma display panel drive circuit and plasma display apparatus |
US20080122750A1 (en) * | 2006-11-27 | 2008-05-29 | Michitaka Ohsawa | Plasma display device |
US10515596B2 (en) * | 2017-09-12 | 2019-12-24 | E Ink Holdings Inc. | Display apparatus |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100774915B1 (en) * | 2005-12-12 | 2007-11-09 | 엘지전자 주식회사 | Plasma Display Apparatus |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060043908A1 (en) * | 2002-01-11 | 2006-03-02 | Bo-Hyung Cho | Driving circuit for energy recovery in plasma display panel |
US20060097959A1 (en) * | 2002-05-31 | 2006-05-11 | Jean-Raphael Bezal | Electrode driving apparatus for plasma display panel |
US20070091017A1 (en) * | 2005-10-11 | 2007-04-26 | Sang-Shin Kwak | Plasma display driving method and apparatus |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3672669B2 (en) | 1996-05-31 | 2005-07-20 | 富士通株式会社 | Driving device for flat display device |
KR100303319B1 (en) * | 1999-06-28 | 2001-11-01 | 박종섭 | Driving method of plasma display panel |
JP4520554B2 (en) | 1999-08-20 | 2010-08-04 | パナソニック株式会社 | Drive circuit, display device, and drive method |
JP4116301B2 (en) | 1999-11-09 | 2008-07-09 | 松下電器産業株式会社 | Plasma display device |
JP2002215084A (en) | 2001-01-17 | 2002-07-31 | Matsushita Electric Ind Co Ltd | Plasma display device and driving method therefor |
KR20010088661A (en) * | 2001-08-18 | 2001-09-28 | 이규찬 | Sustain driving circuit and method for collecting energy using plasma display panel |
KR100647580B1 (en) * | 2003-03-18 | 2006-11-17 | 삼성에스디아이 주식회사 | Energy recovery circuit of plasma display panel and driving apparatus therewith |
KR20050081012A (en) * | 2004-02-12 | 2005-08-18 | 엘지전자 주식회사 | Device for driving plasma display panel |
-
2004
- 2004-11-12 KR KR1020040092354A patent/KR100573165B1/en not_active IP Right Cessation
-
2005
- 2005-07-11 JP JP2005202256A patent/JP4199216B2/en not_active Expired - Fee Related
- 2005-11-10 US US11/270,467 patent/US7439942B2/en not_active Expired - Fee Related
- 2005-11-14 CN CNB2005101246480A patent/CN100507989C/en not_active Expired - Fee Related
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060043908A1 (en) * | 2002-01-11 | 2006-03-02 | Bo-Hyung Cho | Driving circuit for energy recovery in plasma display panel |
US20060097959A1 (en) * | 2002-05-31 | 2006-05-11 | Jean-Raphael Bezal | Electrode driving apparatus for plasma display panel |
US20070091017A1 (en) * | 2005-10-11 | 2007-04-26 | Sang-Shin Kwak | Plasma display driving method and apparatus |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2006126314A1 (en) * | 2005-05-23 | 2006-11-30 | Matsushita Electric Industrial Co., Ltd. | Plasma display panel drive circuit and plasma display apparatus |
US20090058310A1 (en) * | 2005-05-23 | 2009-03-05 | Matsushita Electric Industrial Co., Ltd. | Plasma display panel drive circuit and plasma display apparatus |
US7915832B2 (en) | 2005-05-23 | 2011-03-29 | Panasonic Corporation | Plasma display panel drive circuit and plasma display apparatus |
US20080122750A1 (en) * | 2006-11-27 | 2008-05-29 | Michitaka Ohsawa | Plasma display device |
US10515596B2 (en) * | 2017-09-12 | 2019-12-24 | E Ink Holdings Inc. | Display apparatus |
Also Published As
Publication number | Publication date |
---|---|
CN100507989C (en) | 2009-07-01 |
CN1773587A (en) | 2006-05-17 |
JP2006139252A (en) | 2006-06-01 |
US7439942B2 (en) | 2008-10-21 |
JP4199216B2 (en) | 2008-12-17 |
KR100573165B1 (en) | 2006-04-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20060061521A1 (en) | Method and apparatus of driving plasma display panel | |
US20060244685A1 (en) | Plasma display apparatus and image processing method thereof | |
US7439942B2 (en) | Plasma display panel driving apparatus | |
KR100489876B1 (en) | Plasma display panel | |
EP1693821A2 (en) | Plasma display apparatus and driving method thereof | |
KR100605763B1 (en) | Driving Apparatus and Method for Plasma Display Panel | |
EP1801771A1 (en) | Apparatus and method for driving display panel | |
US20050258776A1 (en) | Plasma display apparatus and driving method thereof | |
US20090109138A1 (en) | Plsma display apparatus | |
US7580008B2 (en) | Method and apparatus of driving plasma display panel | |
US8325110B2 (en) | Power supply and driver for plasma display panel | |
US7714807B2 (en) | Plasma display apparatus and method of driving the same | |
KR100533724B1 (en) | Driving method and apparatus of plasma display panel | |
KR100573163B1 (en) | Driving method of plasma display panel | |
US20060203431A1 (en) | Plasma display panel (PDP) driving apparatus | |
US20080191973A1 (en) | Method of driving plasma display apparatus | |
US20060001609A1 (en) | Plasma display apparatus and driving method thereof | |
KR20040078435A (en) | Method of driving plasma display panel | |
KR100453172B1 (en) | Method and apparatus for driving plasma display panel | |
KR100615213B1 (en) | Discharge display apparatus wherein sources of electricity are efficiently supplied | |
KR100533725B1 (en) | Driving method and apparatus of plasma display panel | |
KR100488153B1 (en) | Method of driving plasma display panel | |
KR100573166B1 (en) | Driving method of plasma display panel | |
US20090091515A1 (en) | Plasma display apparatus and related technologies | |
KR100563072B1 (en) | Driving method and driving apparatus of plasma display panel |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SAMSUNG SDI CO., LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CHOI, HAK-KI;REEL/FRAME:017228/0539 Effective date: 20051020 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FEPP | Fee payment procedure |
Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20121021 |