US20060005382A1 - Modular method for manufacturing circuit board - Google Patents
Modular method for manufacturing circuit board Download PDFInfo
- Publication number
- US20060005382A1 US20060005382A1 US10/887,858 US88785804A US2006005382A1 US 20060005382 A1 US20060005382 A1 US 20060005382A1 US 88785804 A US88785804 A US 88785804A US 2006005382 A1 US2006005382 A1 US 2006005382A1
- Authority
- US
- United States
- Prior art keywords
- circuit board
- dry film
- conductive material
- blind
- manufacturing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
- H05K3/4614—Manufacturing multilayer circuits by laminating two or more circuit boards the electrical connections between the circuit boards being made during lamination
- H05K3/462—Manufacturing multilayer circuits by laminating two or more circuit boards the electrical connections between the circuit boards being made during lamination characterized by laminating only or mainly similar double-sided circuit boards
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0332—Structure of the conductor
- H05K2201/0388—Other aspects of conductors
- H05K2201/0394—Conductor crossing over a hole in the substrate or a gap between two separate substrate parts
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/09509—Blind vias, i.e. vias having one side closed
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/096—Vertically aligned vias, holes or stacked vias
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/01—Tools for processing; Objects used during processing
- H05K2203/0191—Using tape or non-metallic foil in a process, e.g. during filling of a hole with conductive paste
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/4038—Through-connections; Vertical interconnect access [VIA] connections
- H05K3/4053—Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques
- H05K3/4069—Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques for via connections in organic insulating substrates
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
- H05K3/4623—Manufacturing multilayer circuits by laminating two or more circuit boards the circuit boards having internal via connections between two or more circuit layers before lamination, e.g. double-sided circuit boards
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
- H05K3/4652—Adding a circuit layer by laminating a metal foil or a preformed metal foil pattern
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49126—Assembling bases
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
- Y10T29/49165—Manufacturing circuit on or in base by forming conductive walled aperture in base
Definitions
- the present invention relates to a modular method for manufacturing printed circuit boards, which is a method of manufacturing multilayer printed circuit boards with blind and buried vias structure by using basic components as the assembly units.
- the method adopts a dry film lamination method to press a dry film dielectric (i.e. a dielectric material in the form of a dry film, which is a semi-sticky plastic state) at B-stage (i.e. the stage of a resin before its reaching a glass conversion state) onto a laminate after the photolithography and etching processes are performed. Vias are drilled at appropriate positions on the upper and lower layers that require an electric connection, and then a plastic conductive material is filled into the vias to produce basic components.
- a dry film dielectric i.e. a dielectric material in the form of a dry film, which is a semi-sticky plastic state
- B-stage i.e. the stage of a resin before its reaching a glass conversion state
- Such arrangement not only saves the time for aligning layers, pressing and blind via filled plating of the prior-art technology, but also enhances the yield rate and reduces the failure cost.
- the design of a single-sided or a double-sided inserted component and via is common at early stage.
- more and more functions are required for the electronic products and cause a demand for a high circuit density.
- the design of printed circuit boards tends to be a multilayer board design.
- the layout area is increased by having more layers of a printed circuit board, and the plating through hole (PTH) method is still adopted for electrically connecting the layers.
- PTH plating through hole
- the high density interconnect method become a common method for manufacturing a multilayer circuit board that has a structure with blind vias (vias electrically interconnecting the outmost layer of the circuit board to the next layer or the layer next to the next layer) and buried vias (vias electrically interconnecting layers within the circuit board only, but not electrically interconnected to the outmost layer directly).
- a special chemical solution of a higher cost is used to fill plate the blind vias for long hours in order to stack the blind vias at the built up layer on the blind vias at the next layer (Stack Via) to save the real estate and increase the electric conduction reliability.
- FIGS. 1A to 1 E Please refer to FIGS. 1A to 1 E for the illustrative views of the build up process and the flow of interconnecting the next layer according to a prior-art printed circuit board manufacturing technology.
- An electric circuit 110 , 120 as shown in FIG. 1A is produced on a copper clad laminate 100 by photolithography and etching processes and a dielectric material 130 such as a resin-impregnated fiberglass fabric or a resin-impregnated short-fiber polyamide mat and copper clad 140 is deposited on the electric circuit 110 as shown in FIG. 1B .
- CO 2 carbon dioxide
- FIGS. 2A to 2 J Please refer to FIGS. 2A to 2 J for the illustrative views of the flow of producing an 8-layer printed circuit board having blind and buried vias structure according to a prior-art printed circuit board manufacturing technology.
- An electric circuit 210 , 220 as shown in FIGS. 2A and 2B is produced on a copper clad laminate 200 by photolithography and etching processes and a dielectric 230 such as a resin-impregnated fiberglass fabric or a resin-impregnated short-fiber polyamide mat and copper clad 240 is deposited on the electric circuit 210 , 220 as shown in FIG. 2C , to perform a heating and pressurization process for a tight press as shown in FIG. 2D , and then perform mechanical drilling and plating operations to give an electrical connection function between the layers that require electrical interconnection.
- a dielectric 230 such as a resin-impregnated fiberglass fabric or a resin-impregnated short-fiber polyamide mat
- copper clad 240 is deposited on the electric circuit 210 , 220 as shown in FIG. 2C , to perform a heating and pressurization process for a tight press as shown in FIG. 2D , and then perform mechanical drilling and plating operations to give an electrical connection
- a conductive material 250 fills the vias by a silk screen printing method to allow stack via (blind vias stack on the buried vias) and increase the electric conduction reliability between new built-up layers.
- An electric circuit is produced on the outer layer by the photolithography and etching method. Therefore, the core 4-layer circuit structure of the 8-layer circuit board having blind and buried via structure is completed (as shown in FIG. 2E .)
- a dielectric 230 and a metal clad 240 used for pressing are deposited on such a core 4-layer circuit structure (as shown in FIG. 2F ), and the heating and pressurization process is performed once again for a tight press, and then the conformal window, laser drilling, via filled plating, photolithography and etching processes are performed to electrically connect the core 4-layer circuit structure and the new build up circuit layer to produce the blind via 260 and the electric circuit as shown in FIGS. 2G to 2 H. Therefore, a core 6-layer circuit structure of the 8-layer circuit board having blind and buried via structure is completed.
- a dielectric 230 and a metal clad 240 used for pressing are deposited on such a core 6-layer circuit structure, and the heating and pressurization process is performed for the third time for a tight press (as shown in FIG. 2I ), and then the mechanical drilling, conformal window, laser drilling, via filled plating, photolithography and etching processes are performed to produce the blind via and the outermost electric circuit as shown in FIG. 2J . Therefore, an 8-layer circuit board having blind and buried vias is completed.
- circuit board with more layers having the blind and buried via structure can be made by repeating the procedure above.
- the plated metal can just be deposited along the sidewall of the via (as indicated by 170 in FIG. 1E ) in traditional plating, and the blind via cannot be filled. Therefore, a special chemical solution of a very high cost is needed for the foregoing via filled plating to achieve the purpose of filling the via by plating.
- the inventor of the present invention based on years of experience on the related field to conduct experiments and tests to overcome the aforementioned shortcomings of the prior art and finally invented the method for manufacturing a multilayer printed circuit board having blind and buried vias structure by using a basic component as the assembling unit in accordance with the present invention.
- the primary objective of the present invention is to provide a method for manufacturing multilayer printed circuit boards with blind and buried vias structure by using basic components as the assembly units.
- the method comprises the steps of producing an electric circuit on the surface of a copper clad laminate by photolithographic and etching methods, pressing a dry film dielectric onto the surface of the laminate by the dry film lamination method after the electric circuit layer is formed, drilling a via by a mechanical drilling method and plugging a plastic conductive material into the via, then removing the coversheet (i.e. a polyester film) on the surface of the dry film dielectric to obtain a basic component.
- a coversheet i.e. a polyester film
- a multilayer printed circuit board having the blind and buried via structure is manufactured, to comprise the basic components, circuit boards having blind vias and single-sided or double-sided circuits, the dielectric materials and the copper clads according to the required multilayer printed circuit board mode, then heating and pressurization process is performed once to form the multilayer printed circuit boards with blind and buried vias structure. So compare with the prior-art technology that needs layers aligning, pressing and use of special chemical solution for blind via filled plating in each time build up process, the present invention has the following advantages:
- the present invention can reduce the times of the heating and pressurization processes. (The prior-art technology requires at least two times of heating and pressurization processes depending on the layer counts of the circuit board structure, and each time takes about 4 ⁇ 5 hours).
- the present invention provides an excellent alignment; since it only needs to go through the pressing process for one time, therefore the confirmation of the alignment between each circuit layer and its next layer can be done at one time to avoid a serious deviated alignment between the circuit layers caused by too many times of pressings.
- the present invention does not need the special and high cost chemical solution to perform via-filled plating.
- the present invention directly fills plastic conductive material from the vias of basic components into the blind vias of circuit boards having blind vias and single-sided or double-sided circuits to achieve the same effect as the via-filled plating, and save much time and cost.
- the present invention separately manufacture the basic components and the circuit boards having blind vias and single-sided or double-sided circuits then select the good ones to perform once heating and pressurization. So the present invention not only save the overall manufacturing time, but also enhance the yield rate and lower the cost of fault at a later stage of the manufacturing process.
- FIGS. 1 A ⁇ 1 E are illustrative views of the build up process and the flow of interconnecting the next layer according to a prior-art printed circuit board manufacturing technology.
- FIGS. 2 A ⁇ 2 J are illustrative views of the flow of producing an 8-layer printed circuit board having blind and buried vias structure according to a prior-art printed circuit board manufacturing technology.
- FIGS. 3 A ⁇ 3 E are illustrative views of producing a basic component of the present invention.
- FIGS. 4 A ⁇ 4 D are illustrative views of producing a printed circuit board with the assembly and application of the basic components according to the present invention.
- FIGS. 5 A ⁇ 5 C are illustrative views of a 6-layer printed circuit board manufacturing procedure according to a first preferred embodiment of the present invention.
- FIGS. 6 A ⁇ 6 C are illustrative views of an 8-layer printed circuit board manufacturing procedure according to a second preferred embodiment of the present invention.
- FIGS. 7 A ⁇ 7 B are illustrative views of a 10-layer printed circuit board manufacturing procedure according to a third preferred embodiment of the present invention.
- FIGS. 8 A ⁇ 8 B are illustrative views of a 10-layer printed circuit board another manufacturing procedure according to a fourth preferred embodiment of the present invention.
- the present invention relates to a modular method for manufacturing circuit boards by using basic components as the assembling units to produce multilayer circuit boards having the blind and buried vias structure.
- FIGS. 3A to 3 E Please refer to FIGS. 3A to 3 E for the illustrative views of producing a basic component of the present invention.
- the method comprises the steps of using an electric circuit manufacturing process to produce an electric circuit layer 11 , 12 on the surface of a copper clad laminate 10 by photolithographic and etching methods (as shown in FIG. 3A ); pressing a dry film dielectric 20 which at B-stage (i.e. the stage of a resin before its reaching a glass conversion state) and having a coversheet (i.e. a polyester film) onto the electric circuit layer 11 , 12 by the dry film lamination method (as shown in FIG. 3B ); and drilling vias 13 at predetermined position by mechanical drilling method (as shown in FIG.
- FIGS. 4A to 4 D for the illustrative views of producing a printed circuit board with the assembly and application of the basic components according to the present invention.
- the method comprises the steps of etching the surface of a copper clad laminate 55 to remove the metal at the position for producing laser vias (as shown in FIG. 4A ), burning the resin to produce blind vias 53 by laser drilling method (as shown in FIG. 4B ), plating a layer of metal 54 onto the surface of the blind via by plating method (as shown in FIG. 4C ), and producing single-sided or double-sided circuits by the photolithography and etching processes (as shown in FIG. 4D ) to obtain a circuit board component 50 having blind vias 53 .
- the double-sided circuit board is used in this embodiment.
- FIGS. 5A to 5 C Please refer to FIGS. 5A to 5 C for illustrative views of a 6-layer printed circuit board manufacturing procedure according to a first preferred embodiment of the present invention.
- align the blind vias 53 of the circuit board component 50 needs to interconnect with the buried vias of the basic component 40 (as shown in FIGS.
- the plastic conductive material 30 since the plastic conductive material 30 is slightly protruded from the opening of the via after the coversheet on the surface of the dry film dielectric is removed, therefore the plastic conductive material 30 will fill up the blind vias 53 when carrying out the heating and pressurization process.
- the mechanical drilling and plating are performed to produce the via interconnection, and produce the outmost electric circuit by the photolithography and etching methods, such the required 6-layer circuit board having blind and buried vias structure is completed (as shown in FIG. 5C ).
- FIGS. 6A to 6 C Please refer to FIGS. 6A to 6 C for illustrative views of an 8-layer printed circuit board manufacturing procedure according to another preferred embodiment of the present invention.
- the circuit board component 60 having blind vias and double-sided circuits (produced by the same manufacturing method as the circuit board component 50 ) onto both the upper and lower sides of a basic component; stacking the dielectric material 61 such as a resin-impregnated fiberglass fabric or a resin-impregnated short-fiber polyamide mat onto the circuit board 60 and then stacking the copper clad 62 on the surface of the dielectric material 61 .
- align the blind vias 63 of the circuit board component 60 needs to interconnect with the buried vias of the basic component 40 (as shown in FIGS.
- the plastic conductive material 30 since the plastic conductive material 30 is slightly protruded from the opening of the via after the coversheet on the surface of the dry film dielectric is removed, therefore the plastic conductive material 30 will fill up the blind vias 63 when carrying out the heating and pressurization process.
- the mechanical drilling, laser drilling, via filled plating are performed to produce the via interconnection, then photolithography and etching processes are performed to produce the outermost electric circuit, such the required 8-layer circuit board having blind and buried vias structure is completed (as shown in FIG. 6C ).
- FIGS. 7A and 7B Please refer to FIGS. 7A and 7B for the illustrative views of a 10-layer printed circuit board manufacturing procedure by using a basic component 40 to produce a 10-layer circuit board having the blind and buried via structure according to the present invention.
- the circuit board component 70 having blind vias and double-sided circuits produced by the same manufacturing method as the circuit board component 50 ) onto both the upper and lower sides of the two mutually stacked basic component
- stacking the dielectric material 71 such as a resin-impregnated fiberglass fabric or a resin-impregnated short-fiber polyamide mat onto the circuit board 70 and then stacking the copper clad 72 on the surface of the dielectric material 61 .
- FIGS. 8A and 8B for another method of manufacturing a 10-layer circuit board having blind and buried vias structure by using a basic component 40 .
- the circuit board component 80 having blind vias and double-sided circuits produced by the same manufacturing method as the circuit board component 50 ) being held between the two basic components 40 ; then stacking the produced circuit board component 90 having blind vias and single-sided circuit (produced by the same manufacturing method as the circuit board component 50 ) onto the two basic components 40 at the side not adjacent to the circuit board component 80 .
- align the blind vias 83 , 93 of the circuit board component 80 , 90 needs to interconnect with the buried vias of the basic component 40 (as shown in FIGS.
- the plastic conductive material 30 since the plastic conductive material 30 is slightly protruded from the opening of the via after the coversheet on the surface of the dry film dielectric is removed, therefore the plastic conductive material 30 will fill up the blind vias 83 , 93 when carrying out the heating and pressurization process.
- the mechanical drilling and plating are performed to produce the via interconnection, and produce the outmost electric circuit by the photolithography and etching methods, such the required 10-layer circuit board having blind and buried vias structure is completed (as shown in FIG. 8B ).
- a printed circuit board with more layers can be produced just perform once heating and pressurization by using the basic components, the produced circuit board components with blind vias and single-sided circuit or double-sided circuit and the combination of dielectric material and copper clad.
- a dielectric material and a copper clad are adopted in the embodiment.
- the prior-art build up material of the resin coated copper (RCC) can be used to substitute the dielectric material and copper clad for the pressing).
- the quantity of the basic components and circuit board components used for assembling is the main difference of the application according to different structure of circuit board.
- circuit boards having blind vias and single-side or double-sided circuits to be stacked with each basic component the other is circuit boards having blind vias and single-sided or double-sided circuits to be stacked with components which having at least two basic components mutually stacked together, comprise the dielectric material and copper clad according to the multilayer circuit board mode, then perform once heating and pressurization process and the follow-up mechanical drilling, laser drilling, photolithography and etching operations.
- the dielectric resin still remains at the B-stage since the dry film pressure is controlled below the glass conversion temperature (Tg) of the resin. Therefore, the resin could be softened again and can be attached onto the metal or dielectric material of the circuit board components having blind vias and single-sided or double-sided circuit during the heating and pressurization process.
- this feature is generally used for manufacturing circuit boards with the specification of a very fine circuit (50 ⁇ m) and space (50 ⁇ m) between circuits.
- Such method for manufacturing fine circuits also uses a dry film dielectric as the dielectric material for building up the layers of the circuit board, and controls the temperature of for the dry film lamination above the temperature of glass conversion temperature (Tg) of the resin, so that the dielectric resin is converted into the C-stage. (The stage for the resin to reach the glass conversion temperature.
- the resin is hardened completely once it reaches C-stage, and cannot be softened or have the adhesive action with any metal or dielectric material of the circuit board by applying whatever temperature.)
- the follow-up drilling, electroless plating, photoresist masking and lithography, plating and photoresist removal operations are performed to produce via interconnection and electric circuits as the core circuit boards for building up layers.
- the general pressing method used a copper clad as the substrate for etching electric circuits is limited by the etching factor and cannot produce a very fine circuit (50 ⁇ m) and a short space (50 ⁇ m) between circuits, but the method of manufacturing an electric circuit by converting dry film dielectric into the C-stage after dry film lamination could overcome this problem.
- Using the dry film dielectric technology to produce electric circuit is by plating method and isn't by etching as the prior-art technology, due to no etching factor issue and thus can produce a very fine circuit.
- the dry film pressure is controlled below the glass conversion temperature (Tg) of the resin when the dry film is pressed on the laminate by the dry film lamination method enable the dielectric resin still remains at the B-stage and has the adhesive actions of attaching a metal or dielectric material of the circuit board component.
- Tg glass conversion temperature
- the present invention can reduce the times of the heating and pressurization processes. (The prior-art technology requires at least two times of heating and pressurization processes depending on the layer counts of the circuit board structure, and each time takes about 4 ⁇ 5 hours).
- the present invention provides an excellent alignment; since it only needs to go through the pressing process for one time, therefore the confirmation of the alignment between each circuit layer and its next layer can be done at one time to avoid a serious deviated alignment between the circuit layers caused by too many times of pressings.
- the present invention does not need the special and high cost chemical solution to perform via-filled plating.
- the present invention directly fills plastic conductive material from the vias of basic components into the blind vias of circuit boards having blind vias and single-sided or double-sided circuits to achieve the same effect as the via-filled plating, and save much time and cost.
- the present invention separately manufacture the basic components and the circuit boards having blind vias and single-sided or double-sided circuits then select the good ones to perform once heating and pressurization. So the present invention not only save the overall manufacturing time, but also enhance the yield rate and lower the cost of fault at a later stage of the manufacturing process.
- the modular method for manufacturing circuit boards which is a method of manufacturing multilayer printed circuit boards with blind and buried vias structure by using basic components as the assembly units according to the present invention overcomes the shortcomings of the prior-art technology and enhances the performance, further complies with the patent application requirements and is submitted to the Patent and Trademark Office for review and granting of the commensurate patent rights.
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
Abstract
The present invention discloses a modular method for manufacturing circuit boards, which is a method of manufacturing multilayer printed circuit boards with blind and buried vias structure by using basic components as the assembly units. The method comprises the steps of producing electric circuits on the surface of a copper clad laminate by photolithographic and etching methods, pressing a dry film dielectric onto the surface of the laminate by the dry film lamination method after the electric circuit layer is formed, drilling a via and plugging a plastic conductive material into the via to obtain a basic component. When a multilayer printed circuit board having the blind and buried via structure is manufactured, the basic component serves as an assembling unit to stack with other circuit board having blind via and single-sided or double-sided electric circuits according to the multilayer circuit board mode to perform a heating and pressurization procedure and form a multilayer circuit board with blind and buried via structure. Such arrangement not only saves the time for aligning layers, pressing and blind via filled plating of the prior-art technology, but also enhances the yield rate and reduces the failure cost.
Description
- 1. Field of the Invention
- The present invention relates to a modular method for manufacturing printed circuit boards, which is a method of manufacturing multilayer printed circuit boards with blind and buried vias structure by using basic components as the assembly units. The method adopts a dry film lamination method to press a dry film dielectric (i.e. a dielectric material in the form of a dry film, which is a semi-sticky plastic state) at B-stage (i.e. the stage of a resin before its reaching a glass conversion state) onto a laminate after the photolithography and etching processes are performed. Vias are drilled at appropriate positions on the upper and lower layers that require an electric connection, and then a plastic conductive material is filled into the vias to produce basic components. To comprise the basic components, circuit boards having blind vias and single-sided or double-sided circuits, the dielectric materials and the copper clads according to the required multilayer printed circuit board mode, then heating and pressurization process is performed once to form the multilayer printed circuit boards with blind and buried vias structure. Such arrangement not only saves the time for aligning layers, pressing and blind via filled plating of the prior-art technology, but also enhances the yield rate and reduces the failure cost.
- 2. Description of the Related Art
- In the traditional printed circuit board manufacturing, the design of a single-sided or a double-sided inserted component and via is common at early stage. However, more and more functions are required for the electronic products and cause a demand for a high circuit density. The design of printed circuit boards tends to be a multilayer board design. The layout area is increased by having more layers of a printed circuit board, and the plating through hole (PTH) method is still adopted for electrically connecting the layers.
- Since the plate through hole method for electrically connecting the layers will waste the layout real estate for the printed circuit board that does not need an electric connection between layers, therefore a high density interconnect (HDI) method by using a laser drilling method to electrically connect a layer with the next layer is adopted to overcome the aforementioned shortcoming. The high density interconnect method become a common method for manufacturing a multilayer circuit board that has a structure with blind vias (vias electrically interconnecting the outmost layer of the circuit board to the next layer or the layer next to the next layer) and buried vias (vias electrically interconnecting layers within the circuit board only, but not electrically interconnected to the outmost layer directly).
- In the build up process by using the laser drilling method to produce blind vias layer by layer, a special chemical solution of a higher cost is used to fill plate the blind vias for long hours in order to stack the blind vias at the built up layer on the blind vias at the next layer (Stack Via) to save the real estate and increase the electric conduction reliability.
- Please refer to
FIGS. 1A to 1E for the illustrative views of the build up process and the flow of interconnecting the next layer according to a prior-art printed circuit board manufacturing technology. Anelectric circuit FIG. 1A is produced on acopper clad laminate 100 by photolithography and etching processes and adielectric material 130 such as a resin-impregnated fiberglass fabric or a resin-impregnated short-fiber polyamide mat andcopper clad 140 is deposited on theelectric circuit 110 as shown inFIG. 1B . For laser drilling, carbon dioxide (CO2) laser is generally used, and such laser can effectively burn the resin polymer layer of a circuit board, but cannot burn the metal layer of a circuit board. Therefore, it is necessary to use a photoresist agent to protect themetal layer 140 and expose the section that requires an electrical interconnect, and then etch the metal of the section 150 (this process is commonly known as “Conformal Window” process) as shown inFIG. 1C . Then, drill avia 160 by laser drilling as shown inFIG. 1D and plate ametal layer 170 on the sidewall of thevia 160 as shown inFIG. 1E . - Please refer to
FIGS. 2A to 2J for the illustrative views of the flow of producing an 8-layer printed circuit board having blind and buried vias structure according to a prior-art printed circuit board manufacturing technology. - An
electric circuit FIGS. 2A and 2B is produced on acopper clad laminate 200 by photolithography and etching processes and a dielectric 230 such as a resin-impregnated fiberglass fabric or a resin-impregnated short-fiber polyamide mat andcopper clad 240 is deposited on theelectric circuit FIG. 2C , to perform a heating and pressurization process for a tight press as shown inFIG. 2D , and then perform mechanical drilling and plating operations to give an electrical connection function between the layers that require electrical interconnection. Aconductive material 250 fills the vias by a silk screen printing method to allow stack via (blind vias stack on the buried vias) and increase the electric conduction reliability between new built-up layers. An electric circuit is produced on the outer layer by the photolithography and etching method. Therefore, the core 4-layer circuit structure of the 8-layer circuit board having blind and buried via structure is completed (as shown inFIG. 2E .) - And then, the build up process is carried out as follows:
- A dielectric 230 and a
metal clad 240 used for pressing are deposited on such a core 4-layer circuit structure (as shown inFIG. 2F ), and the heating and pressurization process is performed once again for a tight press, and then the conformal window, laser drilling, via filled plating, photolithography and etching processes are performed to electrically connect the core 4-layer circuit structure and the new build up circuit layer to produce the blind via 260 and the electric circuit as shown inFIGS. 2G to 2H. Therefore, a core 6-layer circuit structure of the 8-layer circuit board having blind and buried via structure is completed. - Then, the build up process is performed once again.
- A dielectric 230 and a
metal clad 240 used for pressing are deposited on such a core 6-layer circuit structure, and the heating and pressurization process is performed for the third time for a tight press (as shown inFIG. 2I ), and then the mechanical drilling, conformal window, laser drilling, via filled plating, photolithography and etching processes are performed to produce the blind via and the outermost electric circuit as shown inFIG. 2J . Therefore, an 8-layer circuit board having blind and buried vias is completed. - Similarly, a circuit board with more layers having the blind and buried via structure can be made by repeating the procedure above.
- However, it is noteworthy that the plated metal can just be deposited along the sidewall of the via (as indicated by 170 in
FIG. 1E ) in traditional plating, and the blind via cannot be filled. Therefore, a special chemical solution of a very high cost is needed for the foregoing via filled plating to achieve the purpose of filling the via by plating. - Further, the prior-art technology requires a pressing process each time for adding a layer. Since each pressing can only confirms the alignment between a new circuit layer and its next circuit layer, therefore a serious deviation on the alignment between different circuit layers caused by the increased times of pressings will be resulted.
- From the foregoing process, it is obvious that the prior-art process takes long time, not only is difficult to enhance the yield rate, but also increase the cost of fault at a later stage of the manufacturing process.
- In view of the description above, the inventor of the present invention based on years of experience on the related field to conduct experiments and tests to overcome the aforementioned shortcomings of the prior art and finally invented the method for manufacturing a multilayer printed circuit board having blind and buried vias structure by using a basic component as the assembling unit in accordance with the present invention.
- The primary objective of the present invention is to provide a method for manufacturing multilayer printed circuit boards with blind and buried vias structure by using basic components as the assembly units. The method comprises the steps of producing an electric circuit on the surface of a copper clad laminate by photolithographic and etching methods, pressing a dry film dielectric onto the surface of the laminate by the dry film lamination method after the electric circuit layer is formed, drilling a via by a mechanical drilling method and plugging a plastic conductive material into the via, then removing the coversheet (i.e. a polyester film) on the surface of the dry film dielectric to obtain a basic component. When a multilayer printed circuit board having the blind and buried via structure is manufactured, to comprise the basic components, circuit boards having blind vias and single-sided or double-sided circuits, the dielectric materials and the copper clads according to the required multilayer printed circuit board mode, then heating and pressurization process is performed once to form the multilayer printed circuit boards with blind and buried vias structure. So compare with the prior-art technology that needs layers aligning, pressing and use of special chemical solution for blind via filled plating in each time build up process, the present invention has the following advantages:
- 1. Whatever layer counts of multilayer circuit board having blind and buried vias structure, just only once heating and pressurization process is needed to complete the manufacture. The present invention can reduce the times of the heating and pressurization processes. (The prior-art technology requires at least two times of heating and pressurization processes depending on the layer counts of the circuit board structure, and each time takes about 4˜5 hours).
- 2. The present invention provides an excellent alignment; since it only needs to go through the pressing process for one time, therefore the confirmation of the alignment between each circuit layer and its next layer can be done at one time to avoid a serious deviated alignment between the circuit layers caused by too many times of pressings.
- 3. The present invention does not need the special and high cost chemical solution to perform via-filled plating. The present invention directly fills plastic conductive material from the vias of basic components into the blind vias of circuit boards having blind vias and single-sided or double-sided circuits to achieve the same effect as the via-filled plating, and save much time and cost.
- 4. Unlike the prior-art technology that needs to make the circuit board layer by layer, continuously repeat build up process from the inner layers to the outer layers (heating and pressurization, mechanical drilling, laser drilling, via-filled plating . . . etc.), the present invention separately manufacture the basic components and the circuit boards having blind vias and single-sided or double-sided circuits then select the good ones to perform once heating and pressurization. So the present invention not only save the overall manufacturing time, but also enhance the yield rate and lower the cost of fault at a later stage of the manufacturing process.
- To make it easier for our examiner to understand the objective of the invention, its structure, innovative features, and performance, we use a preferred embodiment together with the attached drawings for the detailed description of the invention.
- FIGS. 1A˜1E are illustrative views of the build up process and the flow of interconnecting the next layer according to a prior-art printed circuit board manufacturing technology.
- FIGS. 2A˜2J are illustrative views of the flow of producing an 8-layer printed circuit board having blind and buried vias structure according to a prior-art printed circuit board manufacturing technology.
- FIGS. 3A˜3E are illustrative views of producing a basic component of the present invention.
- FIGS. 4A˜4D are illustrative views of producing a printed circuit board with the assembly and application of the basic components according to the present invention.
- FIGS. 5A˜5C are illustrative views of a 6-layer printed circuit board manufacturing procedure according to a first preferred embodiment of the present invention.
- FIGS. 6A˜6C are illustrative views of an 8-layer printed circuit board manufacturing procedure according to a second preferred embodiment of the present invention.
- FIGS. 7A˜7B are illustrative views of a 10-layer printed circuit board manufacturing procedure according to a third preferred embodiment of the present invention.
- FIGS. 8A˜8B are illustrative views of a 10-layer printed circuit board another manufacturing procedure according to a fourth preferred embodiment of the present invention.
- The present invention relates to a modular method for manufacturing circuit boards by using basic components as the assembling units to produce multilayer circuit boards having the blind and buried vias structure.
- Please refer to
FIGS. 3A to 3E for the illustrative views of producing a basic component of the present invention. The method comprises the steps of using an electric circuit manufacturing process to produce anelectric circuit layer laminate 10 by photolithographic and etching methods (as shown inFIG. 3A ); pressing a dry film dielectric 20 which at B-stage (i.e. the stage of a resin before its reaching a glass conversion state) and having a coversheet (i.e. a polyester film) onto theelectric circuit layer FIG. 3B ); and drilling vias 13 at predetermined position by mechanical drilling method (as shown inFIG. 3C ) and plugging plasticconductive material 30 into thevias 13, and then removing thecoversheet 21 on the surface of thedry film dielectric 20, so that the plasticconductive material 30 will be protruded slightly from thevias 13, such to obtain a basic component 40 (as shown inFIG. 3E ). - Further, please refer to
FIGS. 4A to 4D for the illustrative views of producing a printed circuit board with the assembly and application of the basic components according to the present invention. The method comprises the steps of etching the surface of a copper cladlaminate 55 to remove the metal at the position for producing laser vias (as shown inFIG. 4A ), burning the resin to produceblind vias 53 by laser drilling method (as shown inFIG. 4B ), plating a layer ofmetal 54 onto the surface of the blind via by plating method (as shown inFIG. 4C ), and producing single-sided or double-sided circuits by the photolithography and etching processes (as shown inFIG. 4D ) to obtain acircuit board component 50 havingblind vias 53. The double-sided circuit board is used in this embodiment. - Please refer to
FIGS. 5A to 5C for illustrative views of a 6-layer printed circuit board manufacturing procedure according to a first preferred embodiment of the present invention. To stack thecircuit board component 50 having produced blind vias and single-sided electric circuit onto both the upper and lower sides of a basic component, and the produced electric circuit layer of thecircuit board component 50 adjacent to thebasic component 40. In the meantime, align theblind vias 53 of thecircuit board component 50 needs to interconnect with the buried vias of the basic component 40 (as shown inFIGS. 5A and 5B ), since the plasticconductive material 30 is slightly protruded from the opening of the via after the coversheet on the surface of the dry film dielectric is removed, therefore the plasticconductive material 30 will fill up theblind vias 53 when carrying out the heating and pressurization process. After the pressing process is completed, the mechanical drilling and plating are performed to produce the via interconnection, and produce the outmost electric circuit by the photolithography and etching methods, such the required 6-layer circuit board having blind and buried vias structure is completed (as shown inFIG. 5C ). - Please refer to
FIGS. 6A to 6C for illustrative views of an 8-layer printed circuit board manufacturing procedure according to another preferred embodiment of the present invention. To stack thecircuit board component 60 having blind vias and double-sided circuits (produced by the same manufacturing method as the circuit board component 50) onto both the upper and lower sides of a basic component; stacking thedielectric material 61 such as a resin-impregnated fiberglass fabric or a resin-impregnated short-fiber polyamide mat onto thecircuit board 60 and then stacking the copper clad 62 on the surface of thedielectric material 61. In the meantime, align theblind vias 63 of thecircuit board component 60 needs to interconnect with the buried vias of the basic component 40 (as shown inFIGS. 6A and 6B ), since the plasticconductive material 30 is slightly protruded from the opening of the via after the coversheet on the surface of the dry film dielectric is removed, therefore the plasticconductive material 30 will fill up theblind vias 63 when carrying out the heating and pressurization process. After the pressing process is completed, the mechanical drilling, laser drilling, via filled plating are performed to produce the via interconnection, then photolithography and etching processes are performed to produce the outermost electric circuit, such the required 8-layer circuit board having blind and buried vias structure is completed (as shown inFIG. 6C ). - Please refer to
FIGS. 7A and 7B for the illustrative views of a 10-layer printed circuit board manufacturing procedure by using abasic component 40 to produce a 10-layer circuit board having the blind and buried via structure according to the present invention. To stack twobasic components 40; stacking thecircuit board component 70 having blind vias and double-sided circuits (produced by the same manufacturing method as the circuit board component 50) onto both the upper and lower sides of the two mutually stacked basic component; stacking thedielectric material 71 such as a resin-impregnated fiberglass fabric or a resin-impregnated short-fiber polyamide mat onto thecircuit board 70 and then stacking the copper clad 72 on the surface of thedielectric material 61. In the meantime, align theblind vias 73 of thecircuit board component 70 needs to interconnect with the buried vias of the basic component 40 (as shown inFIGS. 7A ), since the plasticconductive material 30 is slightly protruded from the opening of the via after the coversheet on the surface of the dry film dielectric is removed, therefore the plasticconductive material 30 will fill up theblind vias 73 when carrying out the heating and pressurization process. After the pressing process is completed, the mechanical drilling, laser drilling, via filled plating are performed to produce the via interconnection, then photolithography and etching processes are performed to produce the outermost electric circuit, such the required 10-layer circuit board having blind and buried vias structure is completed (as shown inFIG. 7B ). - Please refer to
FIGS. 8A and 8B for another method of manufacturing a 10-layer circuit board having blind and buried vias structure by using abasic component 40. First, thecircuit board component 80 having blind vias and double-sided circuits (produced by the same manufacturing method as the circuit board component 50) being held between the twobasic components 40; then stacking the producedcircuit board component 90 having blind vias and single-sided circuit (produced by the same manufacturing method as the circuit board component 50) onto the twobasic components 40 at the side not adjacent to thecircuit board component 80. In the meantime, align theblind vias circuit board component FIGS. 8A ), since the plasticconductive material 30 is slightly protruded from the opening of the via after the coversheet on the surface of the dry film dielectric is removed, therefore the plasticconductive material 30 will fill up theblind vias FIG. 8B ). - In view of the foregoing embodiment described above, a printed circuit board with more layers can be produced just perform once heating and pressurization by using the basic components, the produced circuit board components with blind vias and single-sided circuit or double-sided circuit and the combination of dielectric material and copper clad. (To simplify the description, a dielectric material and a copper clad are adopted in the embodiment. However, in actual practice, the prior-art build up material of the resin coated copper (RCC) can be used to substitute the dielectric material and copper clad for the pressing). The quantity of the basic components and circuit board components used for assembling is the main difference of the application according to different structure of circuit board. In summary, whatever layer counts of multilayer circuit board having blind and buried vias structure could be made by two ways of the present invention, one is circuit boards having blind vias and single-side or double-sided circuits to be stacked with each basic component, the other is circuit boards having blind vias and single-sided or double-sided circuits to be stacked with components which having at least two basic components mutually stacked together, comprise the dielectric material and copper clad according to the multilayer circuit board mode, then perform once heating and pressurization process and the follow-up mechanical drilling, laser drilling, photolithography and etching operations.
- It is noteworthy that when the B-stage dry film dielectric of the basic component disclosed in the foregoing preferred embodiments is pressed onto a laminate by a dry film lamination method, the dielectric resin still remains at the B-stage since the dry film pressure is controlled below the glass conversion temperature (Tg) of the resin. Therefore, the resin could be softened again and can be attached onto the metal or dielectric material of the circuit board components having blind vias and single-sided or double-sided circuit during the heating and pressurization process.
- Unlike another prior-art technology, this feature is generally used for manufacturing circuit boards with the specification of a very fine circuit (50 μm) and space (50 μm) between circuits. Such method for manufacturing fine circuits also uses a dry film dielectric as the dielectric material for building up the layers of the circuit board, and controls the temperature of for the dry film lamination above the temperature of glass conversion temperature (Tg) of the resin, so that the dielectric resin is converted into the C-stage. (The stage for the resin to reach the glass conversion temperature. The resin is hardened completely once it reaches C-stage, and cannot be softened or have the adhesive action with any metal or dielectric material of the circuit board by applying whatever temperature.) The follow-up drilling, electroless plating, photoresist masking and lithography, plating and photoresist removal operations are performed to produce via interconnection and electric circuits as the core circuit boards for building up layers.
- The general pressing method used a copper clad as the substrate for etching electric circuits is limited by the etching factor and cannot produce a very fine circuit (50 μm) and a short space (50 μm) between circuits, but the method of manufacturing an electric circuit by converting dry film dielectric into the C-stage after dry film lamination could overcome this problem. Using the dry film dielectric technology to produce electric circuit is by plating method and isn't by etching as the prior-art technology, due to no etching factor issue and thus can produce a very fine circuit.
- On present invention, since dry film dielectric of the basic component must be softened again and have the adhesive action with metal or dielectric material of the circuit board component, therefore the dry film pressure is controlled below the glass conversion temperature (Tg) of the resin when the dry film is pressed on the laminate by the dry film lamination method enable the dielectric resin still remains at the B-stage and has the adhesive actions of attaching a metal or dielectric material of the circuit board component. Thus the application and purpose of using the dry film dielectric are different between the present invention and the prior-art technology which is aimed at fine circuit PCB (Printed circuit board).
- From the aforementioned pressing method, it is obvious that the present invention has the following advantages:
- 1. Whatever layer counts of multilayer circuit board having blind and buried vias structure, just only once heating and pressurization process is needed to complete the manufacture. The present invention can reduce the times of the heating and pressurization processes. (The prior-art technology requires at least two times of heating and pressurization processes depending on the layer counts of the circuit board structure, and each time takes about 4˜5 hours).
- 2. The present invention provides an excellent alignment; since it only needs to go through the pressing process for one time, therefore the confirmation of the alignment between each circuit layer and its next layer can be done at one time to avoid a serious deviated alignment between the circuit layers caused by too many times of pressings.
- 3. The present invention does not need the special and high cost chemical solution to perform via-filled plating. The present invention directly fills plastic conductive material from the vias of basic components into the blind vias of circuit boards having blind vias and single-sided or double-sided circuits to achieve the same effect as the via-filled plating, and save much time and cost.
- 4. Unlike the prior-art technology that needs to make the circuit board layer by layer, continuously repeat build up process from the inner layers to the outer layers (heating and pressurization, mechanical drilling, laser drilling, via-filled plating . . . etc.), the present invention separately manufacture the basic components and the circuit boards having blind vias and single-sided or double-sided circuits then select the good ones to perform once heating and pressurization. So the present invention not only save the overall manufacturing time, but also enhance the yield rate and lower the cost of fault at a later stage of the manufacturing process. In summation of the description above, the modular method for manufacturing circuit boards, which is a method of manufacturing multilayer printed circuit boards with blind and buried vias structure by using basic components as the assembly units according to the present invention overcomes the shortcomings of the prior-art technology and enhances the performance, further complies with the patent application requirements and is submitted to the Patent and Trademark Office for review and granting of the commensurate patent rights.
- While the invention has been described by way of example and in terms of a preferred embodiment, it is to be understood that the invention is not limited thereto. To the contrary, it is intended to cover various modifications and similar arrangements and procedures, and the scope of the appended claims therefore should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements.
Claims (21)
1. A modular method for manufacturing circuit board, being a method of manufacturing a multilayer circuit board with blind and buried vias structure by using a basic component as the assembling unit and comprising:
producing an electric circuit layer on the surface of a copper clad laminate by photolithography and etching method;
pressing a B-stage dry film dielectric onto said electric circuit layer on the surface of said laminate by a dry film lamination method;
drilling vias at appropriate position that requires electric interconnection by a mechanical drilling method;
filling plastic conductive material into said vias; and
removing the coversheet from the surface of said dry film dielectric, thereby said plastic conductive material being slightly protruded from the opening of said vias to define a basic component.
2. The modular method for manufacturing circuit board of claim 1 , wherein said dry film lamination method adopts a hot roller laminator for the operation of pressing said dry film dielectric onto said electric circuit layer on the surface of said laminate.
3. The modular method for manufacturing circuit board of claim 1 , wherein said dry film lamination method adopts a vacuum laminator for the operation of pressing said dry film dielectric onto said electric circuit layer on the surface of said laminate.
4. The modular method for manufacturing circuit board of claim 1 , wherein said dry film lamination method controls dry film lamination temperature below dry film dielectric glass conversion temperature, so that said dry film dielectric remains in B-stage after pressing said dry film dielectric onto said electric circuit layer on the surface of said laminate.
5. The modular method for manufacturing circuit board of claim 1 , wherein said plastic conductive material is a copper paste.
6. The modular method for manufacturing circuit board of claim 1 , wherein said plastic conductive material is a silver paste.
7. The modular method for manufacturing circuit board of claim 1 , wherein said plastic conductive material is a mixture of silver and copper.
8. A modular method for manufacturing circuit board, comprising the steps of:
producing an electric circuit layer on the surface of a copper clad laminate by photolithography and etching method;
pressing a B-stage dry film dielectric onto said electric circuit layer on the surface of said laminate by a dry film lamination method;
drilling vias at appropriate position that requires electric interconnection by a mechanical drilling method;
filling plastic conductive material into said vias; and
removing the coversheet from the surface of said dry film dielectric, thereby said plastic conductive material being slightly protruded from the opening of said vias to define a basic component;
thereby produced blind via, single-sided circuit board and produced blind via, double-sided circuit board adjacent stack with each said of basic component, and said blind via of said circuit board interconnected with said via of said basic components align with their corresponding positions for once heating and pressurization procedure, such that said plastic conductive material being slightly protruded from the opening of said via and filling said blind via, and then produce the via interconnection and photolithography by mechanical drilling, laser drilling and plating, and produce the outermost electric circuit by etching processes to form a multilayer circuit board with blind and buried vias structure.
9. The modular method for manufacturing circuit board of claim 8 , wherein said dry film lamination method adopts a hot roller laminator for the operation of pressing said dry film dielectric onto said electric circuit layer on the surface of said laminate.
10. The modular method for manufacturing circuit board of claim 8 , wherein said dry film lamination method adopts a vacuum laminator for the operation of pressing said dry film dielectric onto said electric circuit layer on the surface of said laminate.
11. The modular method for manufacturing circuit board of claim 8 , wherein said dry film lamination method controls dry film lamination temperature below dry film dielectric glass conversion temperature, so that said dry film dielectric remains in B-stage after pressing said dry film dielectric onto said electric circuit layer on the surface of said laminate.
12. The modular method for manufacturing circuit board of claim 8 , wherein said plastic conductive material is a copper paste.
13. The modular method for manufacturing circuit board of claim 8 , wherein said plastic conductive material is a silver paste.
14. The modular method for manufacturing circuit board of claim 8 , wherein said plastic conductive material is a mixture of silver and copper.
15. A modular method for manufacturing circuit board, comprising the steps of:
producing an electric circuit layer on the surface of a copper clad laminate by photolithography and etching method;
pressing a B-stage dry film dielectric onto said electric circuit layer on the surface of said laminate by a dry film lamination method;
drilling vias at appropriate position that requires electric interconnection by a mechanical drilling method;
filling plastic conductive material into said vias; and
removing the coversheet from the surface of said dry film dielectric, thereby said plastic conductive material being slightly protruded from the opening of said vias to define a basic component;
thereby produced blind via, single-sided circuit board and produced blind via, double-sided circuit board adjacent stack with each said of at least two mutually stacked basic components, and said blind via of said circuit board interconnected with said via of said basic components align with their corresponding positions for once heating and pressurization procedure, such that said plastic conductive material being slightly protruded from the opening of said via and filling said blind via, and then produce the via interconnection and photolithography by mechanical drilling, laser drilling and plating, and produce the outermost electric circuit by etching processes to form a multilayer circuit board with blind and buried vias structure;
with, required blind and buried via structure.
16. The modular method for manufacturing circuit board of claim 15 , wherein said dry film lamination method adopts a hot roller laminator for the operation of pressing said dry film dielectric onto said electric circuit layer on the surface of said laminate.
17. The modular method for manufacturing circuit board of claim 15 , wherein said dry film lamination method adopts a vacuum laminator for the operation of pressing said dry film dielectric onto said electric circuit layer on the surface of said laminate.
18. The modular method for manufacturing circuit board of claim 15 , wherein said dry film lamination method controls dry film lamination temperature below dry film dielectric glass conversion temperature, so that said dry film dielectric remains in B-stage after pressing said dry film dielectric onto said electric circuit layer on the surface of said laminate.
19. The modular method for manufacturing circuit board of claim 15 , wherein said plastic conductive material is a copper paste.
20. The modular method for manufacturing circuit board of claim 15 , wherein said plastic conductive material is a silver paste.
21. The modular method for manufacturing circuit board of claim 15 , wherein said plastic conductive material is a mixture of silver and copper.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/887,858 US6976306B1 (en) | 2004-07-12 | 2004-07-12 | Modular method for manufacturing circuit board |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/887,858 US6976306B1 (en) | 2004-07-12 | 2004-07-12 | Modular method for manufacturing circuit board |
Publications (2)
Publication Number | Publication Date |
---|---|
US6976306B1 US6976306B1 (en) | 2005-12-20 |
US20060005382A1 true US20060005382A1 (en) | 2006-01-12 |
Family
ID=35465438
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/887,858 Expired - Lifetime US6976306B1 (en) | 2004-07-12 | 2004-07-12 | Modular method for manufacturing circuit board |
Country Status (1)
Country | Link |
---|---|
US (1) | US6976306B1 (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101951728A (en) * | 2010-09-10 | 2011-01-19 | 广东依顿电子科技股份有限公司 | Production method for replacing flexible circuit board with rigid circuit board |
US20110147059A1 (en) * | 2009-12-17 | 2011-06-23 | Qing Ma | Substrate for integrated circuit devices including multi-layer glass core and methods of making the same |
US20120192413A1 (en) * | 2009-12-17 | 2012-08-02 | Qing Ma | Glass core substrate for integrated circuit devices and methods of making the same |
CN103298240A (en) * | 2012-08-09 | 2013-09-11 | 伟裕(厦门)电子有限公司 | Flexibility and hardness combined circuit board and manufacturing method thereof |
US9001520B2 (en) | 2012-09-24 | 2015-04-07 | Intel Corporation | Microelectronic structures having laminated or embedded glass routing structures for high density packaging |
US9445496B2 (en) | 2012-03-07 | 2016-09-13 | Intel Corporation | Glass clad microelectronic substrate |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7795076B2 (en) * | 2003-06-12 | 2010-09-14 | Symbol Technologies, Inc. | Method, system, and apparatus for transfer of dies using a die plate having die cavities |
GB2440730B (en) * | 2006-06-22 | 2008-11-26 | Emmanouil Kelaidis | A method of making a book |
US7930814B2 (en) * | 2006-07-26 | 2011-04-26 | Raytheon Company | Manufacturing method for a septum polarizer |
US8440916B2 (en) * | 2007-06-28 | 2013-05-14 | Intel Corporation | Method of forming a substrate core structure using microvia laser drilling and conductive layer pre-patterning and substrate core structure formed according to the method |
CN102036507B (en) * | 2010-12-28 | 2013-02-13 | 东莞生益电子有限公司 | Longitudinal connection method for printed circuit board (PCB) |
RU2534024C1 (en) * | 2013-05-29 | 2014-11-27 | Открытое акционерное общество "Российская корпорация ракетно-космического приборостроения и информационных системы" (ОАО "Российские космические системы") | Method for manufacturing of multilayer super-dense populated printed circuit board |
CN108124381A (en) * | 2017-12-31 | 2018-06-05 | 长沙牧泰莱电路技术有限公司 | A kind of pcb board and its processing method of special blind hole |
CN112312649A (en) * | 2019-08-01 | 2021-02-02 | 中兴通讯股份有限公司 | Hole stacking structure, heat dissipation structure and manufacturing method of printed circuit board |
CN110519915B (en) * | 2019-08-12 | 2024-03-19 | 珠海杰赛科技有限公司 | Blind buried hole printed circuit board and manufacturing method thereof |
CN112911808B (en) * | 2021-01-19 | 2022-09-06 | 中国电子科技集团公司第二十九研究所 | Multilayer PCB blind slot processing method and device |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5255431A (en) * | 1992-06-26 | 1993-10-26 | General Electric Company | Method of using frozen epoxy for placing pin-mounted components in a circuit module |
US6139904A (en) * | 1998-10-20 | 2000-10-31 | Ngk Spark Plug Co., Ltd. | Method of making a printed board |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04309291A (en) * | 1991-04-08 | 1992-10-30 | Toshiba Corp | Manufacture of printed circuit board |
JPH08148805A (en) * | 1994-11-22 | 1996-06-07 | Sony Corp | Manufacture of printed wiring board |
JP2831970B2 (en) * | 1996-04-12 | 1998-12-02 | 山一電機株式会社 | Interlayer connection method for circuit boards |
JPH10199934A (en) * | 1997-01-13 | 1998-07-31 | Hitachi Ltd | Mounting structure of semiconductor element and mounting method thereof |
JPH10256313A (en) * | 1997-03-12 | 1998-09-25 | Dekusutaa Kk | Method of electrically bonding electronic element chip to mounting board |
-
2004
- 2004-07-12 US US10/887,858 patent/US6976306B1/en not_active Expired - Lifetime
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5255431A (en) * | 1992-06-26 | 1993-10-26 | General Electric Company | Method of using frozen epoxy for placing pin-mounted components in a circuit module |
US6139904A (en) * | 1998-10-20 | 2000-10-31 | Ngk Spark Plug Co., Ltd. | Method of making a printed board |
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9686861B2 (en) | 2009-12-17 | 2017-06-20 | Intel Corporation | Glass core substrate for integrated circuit devices and methods of making the same |
US20110147059A1 (en) * | 2009-12-17 | 2011-06-23 | Qing Ma | Substrate for integrated circuit devices including multi-layer glass core and methods of making the same |
US20120192413A1 (en) * | 2009-12-17 | 2012-08-02 | Qing Ma | Glass core substrate for integrated circuit devices and methods of making the same |
DE112010004888B4 (en) * | 2009-12-17 | 2019-02-07 | Intel Corporation | Substrate for multilayer glass core integrated circuit devices and method of making the same |
US10070524B2 (en) * | 2009-12-17 | 2018-09-04 | Intel Corporation | Method of making glass core substrate for integrated circuit devices |
US9420707B2 (en) | 2009-12-17 | 2016-08-16 | Intel Corporation | Substrate for integrated circuit devices including multi-layer glass core and methods of making the same |
US9761514B2 (en) | 2009-12-17 | 2017-09-12 | Intel Corporation | Substrate for integrated circuit devices including multi-layer glass core and methods of making the same |
CN101951728A (en) * | 2010-09-10 | 2011-01-19 | 广东依顿电子科技股份有限公司 | Production method for replacing flexible circuit board with rigid circuit board |
US9445496B2 (en) | 2012-03-07 | 2016-09-13 | Intel Corporation | Glass clad microelectronic substrate |
US9793201B2 (en) | 2012-03-07 | 2017-10-17 | Intel Corporation | Glass clad microelectronic substrate |
CN103298240A (en) * | 2012-08-09 | 2013-09-11 | 伟裕(厦门)电子有限公司 | Flexibility and hardness combined circuit board and manufacturing method thereof |
US9642248B2 (en) | 2012-09-24 | 2017-05-02 | Intel Corporation | Microelectronic structures having laminated or embedded glass routing structures for high density packaging |
US10008452B2 (en) | 2012-09-24 | 2018-06-26 | Intel Corporation | Microelectronic structures having laminated or embedded glass routing structures for high density packaging |
US9001520B2 (en) | 2012-09-24 | 2015-04-07 | Intel Corporation | Microelectronic structures having laminated or embedded glass routing structures for high density packaging |
Also Published As
Publication number | Publication date |
---|---|
US6976306B1 (en) | 2005-12-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6976306B1 (en) | Modular method for manufacturing circuit board | |
JP3927955B2 (en) | Multilayer printed circuit board with improved interlayer electrical connection and method for manufacturing the same | |
JP3906225B2 (en) | Circuit board, multilayer wiring board, method for manufacturing circuit board, and method for manufacturing multilayer wiring board | |
JP2006165496A (en) | Parallel multi-layer printed board having inter-layer conductivity through via post | |
US8567053B2 (en) | Methods of manufacturing printed circuit boards | |
US20120080401A1 (en) | Method of fabricating multilayer printed circuit board | |
CN100493302C (en) | Manufacturing method of modular circuit board | |
KR100716809B1 (en) | A PCB using the ACF and manufacturing method thereof | |
KR100704920B1 (en) | Pcb and it's manufacturing method used bump board | |
JP2002319750A (en) | Printed-wiring board, semiconductor device, and their manufacturing methods | |
JP2003218500A (en) | Embedded conductor pattern film and method of manufacturing multi layer substrate including embedded conductor pattern film | |
KR100723270B1 (en) | Method of fabricating multiple-layer printed circuit board | |
KR100734244B1 (en) | Multilayer printed circuit board and fabricating method thereof | |
JP2007220893A (en) | Multilayer circuit board and its manufacturing method | |
JP2004311909A (en) | Circuit board, multilayer wiring board, method for producing the circuit board and method for producing the multilayer wiring board | |
JP2007208229A (en) | Manufacturing method of multilayer wiring board | |
KR101097504B1 (en) | The method for preparing multi layered circuit board | |
JP2007129017A (en) | Multilayer wiring board, substrate therefor, and method of manufacturing same | |
JP3645780B2 (en) | Build-up multilayer printed wiring board and manufacturing method thereof | |
KR100704927B1 (en) | Pcb using paste bump and method of manufacturing thereof | |
JP4824972B2 (en) | Circuit wiring board and manufacturing method thereof | |
JP4292905B2 (en) | Circuit board, multilayer board, method for manufacturing circuit board, and method for manufacturing multilayer board | |
JP2002344141A (en) | Multilayer circuit board and manufacturing method thereof | |
KR100648235B1 (en) | Method of fabricating multiple-layer printed circuit board | |
JP2005109188A (en) | Circuit board and multilayer board, and method for manufacturing circuit board and multilayer board |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: UNITECH PRINTED CIRCUIT BOARD CORPORATION, TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CHOU, CHENG HSIEN;REEL/FRAME:015598/0981 Effective date: 20040624 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |