US20040212075A1 - Semiconductor device including a wiring board with a three-dimensional wiring pattern - Google Patents
Semiconductor device including a wiring board with a three-dimensional wiring pattern Download PDFInfo
- Publication number
- US20040212075A1 US20040212075A1 US10/849,191 US84919104A US2004212075A1 US 20040212075 A1 US20040212075 A1 US 20040212075A1 US 84919104 A US84919104 A US 84919104A US 2004212075 A1 US2004212075 A1 US 2004212075A1
- Authority
- US
- United States
- Prior art keywords
- wiring board
- layer wiring
- semiconductor device
- semiconductor
- semiconductor element
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 363
- 238000009413 insulation Methods 0.000 claims description 12
- 230000000149 penetrating effect Effects 0.000 claims 1
- 239000010410 layer Substances 0.000 description 200
- 239000000853 adhesive Substances 0.000 description 17
- 230000001070 adhesive effect Effects 0.000 description 17
- 239000003990 capacitor Substances 0.000 description 17
- 238000000034 method Methods 0.000 description 15
- 239000011347 resin Substances 0.000 description 14
- 229920005989 resin Polymers 0.000 description 14
- CNQCVBJFEGMYDW-UHFFFAOYSA-N lawrencium atom Chemical compound [Lr] CNQCVBJFEGMYDW-UHFFFAOYSA-N 0.000 description 12
- 230000002093 peripheral effect Effects 0.000 description 11
- 239000000758 substrate Substances 0.000 description 11
- 229920001187 thermosetting polymer Polymers 0.000 description 11
- 239000000835 fiber Substances 0.000 description 8
- 230000008569 process Effects 0.000 description 8
- 238000005452 bending Methods 0.000 description 6
- 238000012360 testing method Methods 0.000 description 6
- 230000002950 deficient Effects 0.000 description 5
- 230000000694 effects Effects 0.000 description 5
- 238000010438 heat treatment Methods 0.000 description 5
- 238000004806 packaging method and process Methods 0.000 description 5
- 239000000463 material Substances 0.000 description 4
- 239000002184 metal Substances 0.000 description 4
- 229910052751 metal Inorganic materials 0.000 description 4
- 238000005549 size reduction Methods 0.000 description 4
- 229920006231 aramid fiber Polymers 0.000 description 3
- 230000007423 decrease Effects 0.000 description 3
- 230000003247 decreasing effect Effects 0.000 description 3
- 239000003365 glass fiber Substances 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 229910000679 solder Inorganic materials 0.000 description 3
- 239000002344 surface layer Substances 0.000 description 3
- 229910052802 copper Inorganic materials 0.000 description 2
- 239000011229 interlayer Substances 0.000 description 2
- 238000003475 lamination Methods 0.000 description 2
- 239000000203 mixture Substances 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 229910052759 nickel Inorganic materials 0.000 description 2
- 239000000843 powder Substances 0.000 description 2
- 230000009467 reduction Effects 0.000 description 2
- 229910052709 silver Inorganic materials 0.000 description 2
- 238000005476 soldering Methods 0.000 description 2
- 230000008901 benefit Effects 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 239000006071 cream Substances 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 239000007772 electrode material Substances 0.000 description 1
- 229910010272 inorganic material Inorganic materials 0.000 description 1
- 239000011147 inorganic material Substances 0.000 description 1
- 238000010030 laminating Methods 0.000 description 1
- WABPQHHGFIMREM-UHFFFAOYSA-N lead(0) Chemical compound [Pb] WABPQHHGFIMREM-UHFFFAOYSA-N 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 230000004044 response Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5385—Assembly of a plurality of insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0652—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next and on each other, i.e. mixed assemblies
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/14—Structural association of two or more printed circuits
- H05K1/141—One or more single auxiliary printed circuits mounted on a main printed circuit, e.g. modules, adapters
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/14—Structural association of two or more printed circuits
- H05K1/147—Structural association of two or more printed circuits at least one of the printed circuits being bent or folded, e.g. by using a flexible printed circuit
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05571—Disposition the external layer being disposed in a recess of the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05573—Single external layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0612—Layout
- H01L2224/0613—Square or rectangular array
- H01L2224/06131—Square or rectangular array being uniform, i.e. having a uniform pitch across the array
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0612—Layout
- H01L2224/0613—Square or rectangular array
- H01L2224/06134—Square or rectangular array covering only portions of the surface to be connected
- H01L2224/06135—Covering only the peripheral area of the surface to be connected, i.e. peripheral arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
- H01L2924/15172—Fan-out arrangement of the internal vias
- H01L2924/15174—Fan-out arrangement of the internal vias in different layers of the multilayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
- H01L2924/15192—Resurf arrangement of the internal vias
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19106—Disposition of discrete passive components in a mirrored arrangement on two different side of a common die mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19107—Disposition of discrete passive components off-chip wires
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0284—Details of three-dimensional rigid printed circuit boards
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/189—Printed circuits structurally associated with non-printed electric components characterised by the use of a flexible or folded printed circuit
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/05—Flexible printed circuits [FPCs]
- H05K2201/056—Folded around rigid support or component
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10227—Other objects, e.g. metallic pieces
- H05K2201/10386—Clip leads; Terminals gripping the edge of a substrate
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10674—Flip chip
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/04—Soldering or other types of metallurgic bonding
- H05K2203/049—Wire bonding
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/15—Position of the PCB during processing
- H05K2203/1572—Processing both sides of a PCB by the same process; Providing a similar arrangement of components on both sides; Making interlayer connections from two sides
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/328—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by welding
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/341—Surface mounted components
- H05K3/3421—Leaded components
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/341—Surface mounted components
- H05K3/3431—Leadless components
- H05K3/3442—Leadless components having edge contacts, e.g. leadless chip capacitors, chip carriers
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/36—Assembling printed circuits with other printed circuits
- H05K3/361—Assembling flexible printed circuits with other printed circuits
- H05K3/363—Assembling flexible printed circuits with other printed circuits by soldering
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/36—Assembling printed circuits with other printed circuits
- H05K3/368—Assembling printed circuits with other printed circuits parallel to each other
Definitions
- the present invention relates to a semiconductor device formed by mounting semiconductor elements on both sides of a wiring board having three-dimensional wiring which uses inner via holes.
- numeral 1 denotes a first semiconductor element
- 2 denotes electrodes formed on the first semiconductor element 1
- 3 denotes a second semiconductor element
- 4 denotes electrodes formed on the second semiconductor elements
- 10 denotes junctions made mainly of an electrically conductive metallic material such as solder
- 11 denotes a cured insulating resin.
- the first semiconductor element 1 and the second semiconductor element 3 are electrically connected via the junctions 10 in such a chip-on-chip configuration as described above, it is necessary to position the electrodes 2 , 4 of the semiconductor elements so that they oppose each other. For this reason, general-purpose semiconductor elements cannot be used and it is required to use semiconductor elements which are designed by taking the positions of the electrodes 2 , 4 into consideration. Consequently, it is impossible to design the semiconductor elements separately.
- An object of the present invention is to provide a semiconductor device which is capable of operating at a higher speed and is smaller in size by employing general-purpose semiconductor devices without using the chip-on-chip configuration.
- an object of the present invention is to provide a semiconductor device capable of operating at a higher speed and is smaller in size. This is because the wiring length does not increase even when using semiconductor elements such as a CPU, wherein the electrodes are formed in an array arrangement.
- the examples below utilize a multi-layer wiring board, the objects discussed above can also be achieved by using a wiring board including a single insulation layer.
- the present inventors have found that it becomes possible to produce semiconductor devices of smaller size while maintaining a high operating speed of the semiconductor elements by mounting general-purpose semiconductor elements so that they oppose each other via a multi-layer wiring board, in which both sides of the multi-layer wiring board has a three-dimensional wiring layout employing inner via holes for connecting electrodes of the semiconductor elements with each other.
- the semiconductor device can be produced without making the wiring longer even when the semiconductor element has an area array type electrode arrangement by employing the three-dimensional wiring as described above.
- the present invention has been completed.
- the present invention provides a semiconductor device comprising a multi-layer wiring board having at least first and second semiconductor elements mounted on the respective sides of the multi-layer wiring board. Electrodes of the semiconductor element are connected with each other by the three-dimensional wiring.
- the multi-layer wiring board is made by laminating insulation layers, which comprise resin-impregnated fiber sheets and circuit pattern layers alternately, and has three-dimensional wiring for electrically connecting the circuit pattern layers provided on both sides of the insulation layer via a plurality of inner via holes that are provided through each of the insulation layers.
- the semiconductor device according to the present invention can be made smaller in size in a configuration similar to chip-on-chip configuration by employing the general-purpose semiconductor elements because the semiconductor elements are mounted face down by flip chip bonding via the multi-layer wiring board of thin layers.
- the semiconductor elements mounted on both sides of the multi-layer wiring board can be connected by the three-dimensional wiring. Therefore, it is possible to make the wiring shorter compared to a case where a conventional wiring board is used in which lead wires are arranged to run over the substrate surface in two-dimensional wiring.
- the semiconductor element can be mounted or removed without causing a stress in the other semiconductor elements. Thus, it is possible to prevent the semiconductor elements from being damaged.
- the semiconductor elements are mounted on the respective surfaces of the multi-layer wiring board so that projections thereof in a direction perpendicular to the multi-layer wiring board overlap each other, a potential of the multi-layer wiring board 107 to warp in the perpendicular direction (Z axis direction) can be reduced even in a case in which the insulating substrate constituting the multi-layer wiring board is made of a fiber sheet impregnated with a thermosetting resin which has a low rigidity and is liable to warp.
- the present invention also provides a semiconductor device comprising first, second and third semiconductor elements laminated via the multi-layer wiring board.
- the multi-layer wiring board is bonded to cover the back surface of the second semiconductor element by bending the multi-layer wiring board whereon the first and the second semiconductor elements are mounted at specified positions on either side thereof.
- the third semiconductor element is mounted by flip chip bonding, so as to oppose the back surface of the second semiconductor element via the multi-layer wiring board.
- the semiconductor device can be made small in size even when a large number of semiconductor elements are mounted.
- the present invention also provides a module for mounting semiconductor devices comprising the semiconductor device mounted on a mother multi-layer wiring board having a circuit pattern formed on the surface thereof, with the semiconductor device and the mother multi-layer wiring board being connected by electrical connection means.
- the electrical connection device is preferably a projecting electrode which is interposed between the multi-layer wiring board of the semiconductor device and the mother multi-layer wiring board by bonding the back surface of the second semiconductor element onto the mother multi-layer wiring board so as to place the semiconductor device on the mother multi-layer wiring board. Therefore, the circuit pattern provided on the multi-layer wiring board and the circuit pattern provided on the mother multi-layer wiring board are connected.
- the projecting electrode for the electrical connection means, it becomes possible to form the connection means which utilizes the empty space between the multi-layer wiring board of the semiconductor device and the mother multi-layer wiring board.
- the module of the semiconductor device is smaller in size.
- the electrical connection device preferably establishes an electrical connection between the circuit pattern provided on the multi-layer wiring board of the semiconductor device and the circuit pattern provided on the mother multilayer wiring board. This connection is established because the back surface of the second semiconductor element is bonded onto the mother multi-layer wiring board, and the multi-layer wiring board of the semiconductor device mounted on the mother multi-layer wiring board is bent.
- connection means By bending the multi-layer wiring board of the semiconductor device and thereby forming the connection means, it becomes possible to reduce the number of electrode forming processes and thus reduce the production cost.
- the electrical connection device is preferably an electrically conductive supporting body which is electrically connected to the wiring in the multi-layer wiring board of the semiconductor device and is also used to fasten the semiconductor device onto the mother multi-layer wiring board.
- an electrical connection is established between the wiring of the multi-layer wiring board of the semiconductor device and the circuit pattern provided on the mother multi-layer wiring board by fastening the semiconductor device onto the mother multi-layer wiring board via the electrically conductive supporting body.
- the semiconductor device having an electrically conductive supporting body such as metal which is electrically connected to the multi-layer wiring board, it becomes possible to handle the supporting body as if it is a pin of QFP and to mount the device onto the mother multi-layer wiring board or remove the device therefrom easily.
- the electrical connection device preferably establishes an electrical connection between the circuit pattern provided on the multi-layer wiring board and the circuit pattern provided on the mother multi-layer wiring board as the semiconductor device is mounted on the mother multi-layer wiring board. Therefore, the multi-layer wiring board, which is bonded to cover the back surface of the second semiconductor element by bending the multi-layer wiring board whereon at least the first and the second semiconductor elements are mounted at specified positions on either side thereof, makes contact with the mother multi-layer wiring board.
- connection device By using such a connection device as described above, it becomes possible to make a connection by using the lower region of the mounting surface of the semiconductor element and thereby make the module of the semiconductor device smaller in size.
- the present invention also provides a module of the semiconductor device wherein an alternate lamination of the semiconductor device and the multi-layer wiring board is mounted on the mother multi-layer wiring board which has a circuit pattern formed on the surface thereof. Furthermore, the circuit pattern provided on the multi-layer wiring board of the semiconductor device and the circuit pattern provided on the mother multi-layer wiring board are electrically connected to each other.
- the semiconductor device can be mounted on the mother multi-layer wiring board with a high density.
- the present invention also provides a semiconductor device wherein the electrodes of at least one of the first and the second semiconductor elements are formed in an area array arrangement.
- the multi-layer wiring board according to the present invention use of the three-dimensional wiring which employs the inner via holes makes it possible to connect between the semiconductor elements mounted on both sides of the multi-layer wiring board in three-dimensional wiring. Consequently, the wiring length can be made shorter compared to a case such as the conventional wiring board in which lead wires are arranged so as to run over the surface of the wiring board in two-dimensional wiring.
- This configuration is effective for mounting semiconductor elements which have electrodes near the center as well as in the peripheral portions thereof, such as a semiconductor device having electrodes arranged in an area array arrangement.
- the present invention also provides a semiconductor device comprising a first semiconductor element having the electrodes arranged in area array arrangement and a second semiconductor element having the electrodes arranged in peripheral arrangement. Both semiconductor elements are mounted face down on the respective surfaces of the multi-layer wiring board by flip chip bonding, wherein the electrodes of both semiconductor elements are connected to each other by the three-dimensional wiring.
- the multi-layer wiring board use of the three-dimensional wiring comprising inner via holes makes it possible to connect between the semiconductor elements mounted on both sides of the multi-layer wiring board in three-dimensional vertical wiring. Consequently, the wiring can be made shorter compared to a case such as the conventional wiring board in which lead wires are arranged to run over the surface of the wiring board in two-dimensional wiring.
- the present invention makes it possible to make the semiconductor device smaller in size even when mounting the semiconductor elements having electrodes arranged in area array arrangement. Reduction of the wiring length also makes it possible to increase the operating speed by preventing delay in electrical signals, and to reduce the power consumption by decreasing the resistance of the wiring.
- the present invention also provides a semiconductor device wherein the semiconductor element having the electrodes arranged in an area array arrangement is mounted face down on one surface of the multi-layer wiring board by flip chip bonding and electronic components are mounted on the other surface of the multi-layer wiring board.
- the electrodes of the semiconductor element and the electrodes of the electronic components are connected with each other by the three-dimensional wiring.
- the semiconductor element and the electronic components can be connected to each other by three-dimensional wiring.
- the wiring length can be made shorter compared to a case such as the conventional wiring board in which lead wires are arranged to run over the surface of the wiring board in two-dimensional wiring.
- the wiring length can be made far shorter than in the conventional wiring board.
- the electronic component is preferably a bypass capacitor.
- a bypass capacitor When a bypass capacitor is used as the electronic component, it becomes possible to effectively remove noise due to the bypass capacitor by reducing the wiring length and thereby reducing the noise in the wiring.
- the semiconductor device according to the present invention has semiconductor elements mounted so as to oppose each other via the multi-layer wiring board with the electrodes of the semiconductor elements being connected to each other by means of the three-dimensional wiring of the multi-layer wiring board. Therefore, the elements can be connected with each other regardless of the arrangement of the electrodes of the semiconductor elements, thus making it possible to connect the general-purpose semiconductor elements without modification by a method similar to the chip-on-chip connection and to provide a semiconductor device of smaller size and higher operating speed.
- the semiconductor elements are not connected directly with each other, it becomes possible to remove or mount any of the semiconductor elements without causing damage to the other semiconductor elements. Also, because the semiconductor device is mounted on the mother multi-layer wiring board, high-density packaging is made possible, thereby contributing to the size reduction of electronic apparatuses.
- wiring length of the electrode located near the center of the semiconductor element can be greatly reduced compared to a semiconductor device which employs the conventional wiring board.
- FIG. 1A is a perspective view of the semiconductor device according to a first embodiment of the present invention
- FIG. 1B is a cross sectional view taken along lines I-I′ of FIG. 1A.
- FIGS. 2A, 2B, 2 E are view showing the arrangement of the bumps formed on the semiconductor element according to the first embodiment of the present invention
- FIGS. 2C, 2D are views showing the circuit pattern of the multi-layer wiring board according to the first embodiment of the present invention.
- FIG. 3 is a top view of the semiconductor device according to the first embodiment of the present invention.
- FIG. 4 is a cross sectional view of the module of the semiconductor device according to a second embodiment of the present invention.
- FIG. 5 is a cross sectional view of the module of the semiconductor device according to a third embodiment of the present invention.
- FIG. 6 is a cross sectional view of the module of the semiconductor device according to a fourth embodiment of the present invention.
- FIG. 7 is a cross sectional view of the module of the semiconductor device according to a fifth embodiment of the present invention.
- FIG. 8 is a cross sectional view of the module of the semiconductor device according to a sixth embodiment of the present invention.
- FIG. 9 is a cross sectional view of the semiconductor device according to a seventh embodiment of the present invention.
- FIG. 10 is a cross sectional view of the module of the semiconductor device according to an eighth embodiment of the present invention.
- FIG. 11 is a perspective view of the semiconductor device according to a ninth embodiment of the present invention.
- FIG. 12 is a cross sectional view taken along lines II-II′ of FIG. 11.
- FIGS. 13A, 13B are views showing the arrangement of the electrodes of the semiconductor element.
- FIG. 14A is a view showing the arrangement of the electrodes of the semiconductor element having the area array electrode arrangement
- FIG. 14B is a view showing the circuit pattern of the multi-layer wiring board whereon the semiconductor element having the area array electrode arrangement is mounted.
- FIG. 15A shows the circuit pattern of the multi-layer wiring board whereon the semiconductor element having a peripheral electrode arrangement is mounted
- FIG. 15B shows the arrangement of the electrodes of the semiconductor element having the peripheral electrode arrangement.
- FIG. 16 is a cross sectional view of the semiconductor device according to a tenth embodiment of the present invention.
- FIG. 17A shows the arrangement of the electrodes of the semiconductor element having an area array electrode arrangement
- FIG. 17B shows the circuit pattern of the multi-layer wiring board whereon the semiconductor element having the area array electrode arrangement is mounted.
- FIG. 18A shows the circuit pattern of the multi-layer wiring board whereon the bypass capacitor is mounted
- FIG. 18B shows the lead arrangement of the bypass capacitor.
- FIG. 19 is a cross sectional view of the semiconductor device of the chip-on-chip connection of the prior art.
- FIG. 20 is a cross sectional view of the semiconductor device according to a variation of the seventh embodiment of the present invention, in which a wiring board with a single insulation layer is utilized.
- FIGS. 1A, 1B show a semiconductor device according to the first embodiment of the present invention. This semiconductor device has two semiconductor elements on one side and one semiconductor element on the other side.
- FIG. 1A is a perspective view of the semiconductor device and FIG. 1B is a cross sectional view taken along lines I-I′ of the semiconductor device shown in FIG. 1A.
- numeral 101 denotes a first semiconductor element
- 102 denotes an electrode formed on an element forming surface of the semiconductor element 101
- 103 denotes a second semiconductor element
- 105 denotes a third semiconductor element
- 104 and 106 denote electrodes formed on the respective semiconductor elements
- 107 denotes a multi-layer wiring board
- 108 denotes a circuit pattern formed on the surface layer of the multi-layer wiring board
- 109 denotes inner via holes.
- Numeral 110 denotes junctions which provide electrical connection between the semiconductor elements 101 , 103 , 105 and the circuit pattern formed on the surface layer of the multi-layer wiring board 107
- 111 denotes an electrically insulating thermosetting resin.
- the process of producing the semiconductor device shown in FIG. 1 first the three semiconductor elements 101 , 103 , 105 are prepared and ball bumps made of Au are formed on the surfaces of the electrodes 102 , 104 , 106 , and then a required amount of an electrically conductive adhesive is applied onto the tips of the ball bumps.
- the electrically conductive adhesive is a mixture of a powder of electrically conductive metal such as Ag, Cu or Ni and a resin.
- the semiconductor elements 101 , 103 having the ball bumps made of Au or the like formed thereon with the electrically conductive adhesive applied thereto are mounted on the front surface of the multi-layer wiring board 107 , and the semiconductor element 105 is mounted on the back surface of the multi-layer wiring board 107 .
- Each of the elements is mounted face down by flip chip bonding so that the semiconductor elements on both sides oppose each other via the multi-layer wiring board 107 , with the adhesive cured by a heat treatment.
- FIGS. 2A, 2B, 2 E show the layout of bumps provided on the back surfaces of the first semiconductor element 101 , the second semiconductor element 103 and the third semiconductor element 105 .
- FIGS. 2C, 2D show the circuit patterns formed on the top surface and the back surface of the multi-layer wiring board 107 , respectively, whereon the semiconductor elements are mounted.
- Bumps a 1 , a 2 , a 3 and so on formed on the back surface of the first semiconductor element 101 and bumps b 1 , b 2 , b 3 and so on formed on the back surface of the second semiconductor element 103 are connected to the electrodes x 1 , x 2 , x 3 and so on.
- the electrodes x 11 , x 12 , x 13 and so on are formed on the top surface of the multi-layer wiring board 107 , respectively.
- Bumps c 1 , c 2 , c 3 and so on formed on the back surface of the third semiconductor element 105 are connected to the electrodes y 1 , y 2 , y 3 and so on formed on the bottom surface of the multi-layer wiring board 107 .
- the three-dimensional wiring of the multi-layer wiring board 107 establishes the electrical connection between the electrodes x 1 and y 1 , between x 2 and y 2 , between x 3 and y 3 and so on which are formed on the top and bottom surfaces of the multi-layer wiring board 107 , respectively.
- the electrically conductive adhesive is cured si as to fasten the semiconductor elements 101 , 103 , 105 onto the multi-layer wiring board 107 , the semiconductor elements are subjected to electrical tests to make sure of normal functions thereof.
- the insulating thermosetting resin 111 is completely cured by a heat treatment. As a result, the mechanical strength and quality of connection is increased.
- bonding strength of the semiconductor elements is controlled to a minimum necessary level thereby to make it easy to remove the semiconductor element.
- Proper bonding strength per one bump for this purpose is about 3 ⁇ 10 6 to 30 ⁇ 10 6 N/m 2 .
- the multi-layer wiring board 107 comprises insulating substrates made of resin-impregnated fiber sheets described in Japanese Patent Kokai Publication No. 6-268345 and circuit patterns laminated alternately.
- the three-dimensional wiring is formed so as to connect the electrically conductive inner via holes formed through the insulating substrates and the circuit patterns.
- the insulating substrate of the multi-layer wiring board 107 preferably consists of a fiber sheet made of glass fiber, aramid fiber or the like impregnated with a thermosetting resin. This is for the purpose of reducing the stress generated in the semiconductor elements to be mounted thereon and in the junctions by taking advantage of the Young's modulus of the resin-impregnated fiber sheet being lower than that of a wiring board which uses an inorganic material such as ceramics for the insulating substrate.
- the material such as glass fiber and aramid fiber included in the substrate decreases the value of the thermal expansion coefficient, and also contributes to the reduction of the stress generated in the semiconductor elements to be mounted thereon and in the junctions.
- thermosetting resin for the insulating substrate of the multi-layer wiring board 107 reduces the stress generated in the semiconductor elements and in the junctions, thereby making it possible to produce high-quality semiconductor devices.
- FIG. 3 is a plan view of the semiconductor device according to this embodiment viewed from the side of the first semiconductor element 101 , wherein reference numerals identical to those of FIG. 1 denote the identical or corresponding portions.
- the projection of the semiconductor elements 101 , 103 in the direction (hereinafter called Z axis direction) perpendicular to the wiring forming surface of the multi-layer wiring board 107 overlaps at least partially with the projection of the semiconductor element 105 , which is mounted on the back surface, in the direction perpendicular to the wiring forming surface of the multi-layer wiring board 107 .
- the semiconductor device of the present invention becomes substantially symmetrical in the Z-axis direction with respect to the multi-layer wiring board 107 .
- the semiconductor elements are disposed substantially symmetrically in the Z axis direction with respect to the multi-layer wiring board 107 , the possibility that the insulating substrate of the multi-layer wiring board 107 will warp in the Z axis direction can be reduced even when the insulating substrate is made of the fiber sheet impregnated with the thermosetting resin which has a low rigidity and is liable to warp.
- the semiconductor device of the present invention can be made with less warping, it is easier to mount the semiconductor device on the other wiring board and reduce the residual stress after mounting.
- any of the semiconductor elements can be mounted or removed without causing damage to the other semiconductor elements (for example damage due to stress generated in the leads of the semiconductor elements).
- the semiconductor elements 101 , 103 , 105 are arranged in a substantially symmetrical configuration in the Z axis direction with respect to the multi-layer wiring board 107 , the possibility that the multi-layer wiring board 107 will warp in the Z axis direction can be reduced even when the insulating substrate of the multi-layer wiring board 107 is made of the fiber sheet impregnated with the thermosetting resin which has a low rigidity and is liable to warp.
- the junctions 110 of the semiconductor elements are made from the Au ball bumps formed on the electrodes of the semiconductor elements and the electrically conductive adhesive in this embodiment, the bumps may also be formed by soldering or a process other than wire bonding.
- the bumps may be formed on the multi-layer wiring board 107 , and the electrically conductive adhesive may also be replaced with cream solder.
- the similar effect may be obtained by using another flip tip mounting technique, such as a solder bump method employed by Motorola Corp., or a method using an anisotropically conductive film (ACF). If an anisotropically conductive film is used, replacement of a defective semiconductor element is done by locally heating the anisotropically conductive film.
- ACF anisotropically conductive film
- FIG. 4 is a cross sectional view of a module of the semiconductor device according to a second embodiment of the present invention.
- reference numerals identical to those of FIG. 1 denote the identical or corresponding portions.
- Numeral 112 denotes a mother wiring board whereon the semiconductor device is to be mounted
- 113 denotes a circuit pattern formed in the surface layer of the mother wiring board
- 114 denotes an Au wire for electrically connecting the multi-layer wiring board and the mother multilayer wiring board.
- the module according to this embodiment is produced by such processes as shown in FIG. 4, the semiconductor device comprising the multi-layer wiring board 107 , whereon the semiconductor elements which have passed electrical tests are mounted, is fastened on the mother multi-layer wiring board 112 at a specified position by bonding the back surface of the third semiconductor element 105 onto the mother multi-layer wiring board 112 by means of an adhesive or the like. Then the circuit pattern 108 on the front surface of the multi-layer wiring board 107 and the circuit pattern 113 on the front surface of the mother multi-layer wiring board 112 are connected with each other by the Au wire 114 .
- the high-quality semiconductor device with less warp in the Z axis direction is mounted on the mother multi-layer wiring board, a semiconductor device module of extremely high quality and high productivity can be produced.
- the semiconductor elements 101 , 103 , 105 mounted on the semiconductor device are made in such a configuration as to be laminated in the Z axis direction, the surface area of the mother wiring board can be made smaller and the present invention can be applied to electronic apparatuses which are required to be smaller in size.
- the Au wire 114 is used for the electrical connection means between the multi-layer wiring board 107 and the mother multi-layer wiring board 112 in FIG. 4, TAB (tape—automated bonding) or the like may also be used instead of the Au wire 114 .
- the multi-layer wiring board 107 and the mother wiring board 112 are made of the same material, physical constants such as thermal expansion coefficients of the two wiring boards are the same. Consequently, the stress generated in the third semiconductor element 105 which is interposed between both wiring boards is decreased and the quality of the module can be improved.
- FIG. 5 is a cross sectional view of a module of the semiconductor device according to the third embodiment of the present invention.
- reference numerals identical to those of FIG. 4 denote the identical or corresponding portions.
- a second semiconductor element 301 is mounted on the second side of the first wiring board 107 , and the second semiconductor element 301 can be larger than the first semiconductor element 101 , which is mounted on the first side of the first wiring board 107 .
- the semiconductor device can include a third semiconductor element 302 , which is also mounted on the first side of the first wiring board and is electrically connected to both the first and second semiconductor elements.
- the semiconductor device (including the first wiring board, the first semiconductor element, and the second semiconductor element) is mounted on the mother (second) multi-layer wiring board 112 by a method similar to that of the second embodiment.
- the first multi-layer wiring board 107 which forms part of the semiconductor device has a thickness of about 200 mm, for example, and has a certain level of elasticity.
- both the first end and second end of the first multi-layer wiring board are bent toward the second wiring board.
- the multi-layer wiring board 107 of the semiconductor device mounted on the mother multi-layer wiring board 112 is bent and the circuit pattern provided on the multi-layer wiring board 107 and the circuit pattern provided on the mother multi-layer wiring board 112 are directly connected to each other. Consequently, the electrical connection between both wiring boards is established, and the module for the semiconductor device is produced.
- This process reduces the amount of connection material such as Au wire to be used and reduces the number of processes for producing the module. Thus, it is possible to provide the module for the semiconductor device at a low cost with high productivity.
- FIG. 6 is a cross sectional view of a module of the semiconductor device according to a fourth embodiment of the present invention.
- reference numerals identical to those of FIG. 4 denote the identical or corresponding portions.
- Numeral 115 denotes an electrical junction such as bump electrode.
- the semiconductor device is mounted on the mother multi-layer wiring board 112 by a method similar to that of the second embodiment.
- Protruding electrodes 115 as shown in FIG. 6 are used as the means for connecting the multi-layer wiring board 107 of the semiconductor device and the mother multi-layer wiring board 112 .
- the protruding electrode 115 has a configuration similar to that of the junction 110 used in connecting the semiconductor element 101 or the like and the multi-layer wiring board 107 . That is, after forming the ball bumps made of Au on the circuit pattern of the mother multi-layer wiring board 112 , a required amount of electrically conductive adhesive is applied to the tips of the bumps, and the circuit pattern formed on the multi-layer wiring board 107 is placed thereon so as to electrically connect the two wiring boards. If some of the electrodes 102 , 104 of the first semiconductor element 101 or the second semiconductor element 103 are exposed without being covered by the multi-layer wiring board 107 , it may be connected with the junction layer 115 of the protruding electrode.
- the two wiring boards can be connected to each other by utilizing the narrow space between the semiconductor device and the mother multi-layer wiring board 112 . Therefore, the semiconductor devices can be mounted on the mother multi-layer wiring board 112 in a high density, thereby contributing to the size reduction of electronic apparatuses.
- FIG. 7 is a cross sectional view of a module of the semiconductor device according to a fifth embodiment of the present invention.
- reference numerals identical to those of FIG. 4 denote identical or corresponding portions.
- Numeral 116 denotes an electrically conductive supporting body.
- the semiconductor device is mounted on the mother multi-layer wiring board 112 by using the electrically conductive body 116 such as a metal frame which is electrically connected to the multi-layer wiring board 107 of the semiconductor device.
- Electrical connection and mechanical fastening of the electrically conductive body 116 are made by holding the circuit pattern 108 of the multi-layer wiring board 107 at an edge of the multi-layer wiring board 107 and soldering or the like.
- the semiconductor device is connected with the mother multi-layer wiring board 112 via the electrically conductive body 116 .
- FIG. 8 is a cross sectional view of a module of the semiconductor device according to a sixth embodiment of the present invention.
- reference numerals identical to those of FIG. 4 denote the identical or corresponding portions.
- the first semiconductor element 101 and the second semiconductor element 103 are mounted so as to oppose each other via the multi-layer-wiring board 107 .
- the front surface of first semiconductor element 101 faces the first side of wiring board 107
- the front surface of second semiconductor element 103 faces the second side of wiring board 107 .
- at least a portion of the front surface of the second semiconductor element 103 opposes (faces) at least a portion of the front surface of the first semiconductor element 101 via wiring board 107 .
- the multi-layer wiring board 107 is also bent to cover the back surface of the second semiconductor element 103 and is bonded onto the back surface by an adhesive or the like.
- the semiconductor device is mounted on the mother multi-layer wiring board 112 so that the circuit pattern formed on the multi-layer wiring board 107 is electrically connected to the circuit pattern formed on the mother multilayer wiring board 112 .
- FIG. 9 is a cross sectional view of a semiconductor device according to a seventh embodiment of the present invention.
- reference numerals identical to those of FIG. 4 denote the identical or corresponding portions.
- the first semiconductor element 101 and the second semiconductor element 103 are mounted so as to oppose each other via the multi-layer wiring board 107 by flip chip bonding.
- the multi-layer wiring board 107 is bent to cover the back surface of the second semiconductor element 103 and is bonded onto the back surface of the second semiconductor element 103 by means of an adhesive or the like.
- the third semiconductor element 105 is mounted by flip chip bonding on the multi-layer wiring board 107 which is bonded to the back surface of the second semiconductor element 103 so that the third semiconductor element 105 and the second semiconductor element 103 oppose each other via the multi-layer wiring board 107 .
- the three semiconductor elements 101 , 103 , 105 are laminated by bending the multi-layer wiring board 107 . Therefore, packaging space can be effectively utilized, thus making it possible to minimize the size of electronic apparatuses.
- the semiconductor elements can be mounted in larger number of levels by bending the multi-layer wiring board 107 furthermore.
- the wiring board 207 may also have only a single insulation layer with circuit patterns formed on each side of the single insulation layer. Inner via holes 109 which extend through the single insulation layer electrically connect the circuit patterns formed on each side.
- the wiring board 207 is arranged so that the semiconductor elements 101 , 103 , and 105 can be arranged as described above with reference to FIG. 9. Thus, packaging space can be effectively utilized so that the size of an electronic apparatus can be minimized.
- FIG. 10 is a cross sectional view of a module of the semiconductor device according to an eighth embodiment of the present invention.
- reference numerals identical to those of FIG. 4 denote the identical or corresponding portions.
- the semiconductor device mounted by lamination using the multi-layer wiring board 107 which is bent over the first, second and third semiconductor elements according to the seventh embodiment is mounted on the mother multi-layer wiring board 112 .
- the multi-layer wiring board 107 and the mother multi-layer wiring board 112 are then electrically connected with each other, thereby making the module.
- the packaging area of the mother multi-layer wiring board 112 can be effectively utilized.
- FIG. 11 is a perspective view of a semiconductor device according to a ninth embodiment of the present invention, wherein a semiconductor element 201 having electrodes arranged in area array arrangement is mounted on the top surface of a multi-layer wiring board 105 .
- a semiconductor element 203 (not shown) having electrodes arranged in peripheral arrangement is then mounted on the back surface.
- FIG. 12 is a cross sectional view taken along lines II-II′ in FIG. 11.
- numeral 201 denotes a first semiconductor element
- 202 denotes electrodes arranged in area array arrangement on the element forming surface of the first semiconductor element 201
- 203 denotes a second semiconductor element
- 204 denotes electrodes arranged in peripheral arrangement on the element forming surface of the second semiconductor element 203
- Numeral 107 denotes the multi-layer wiring board
- 108 denotes a circuit pattern formed on the surface of the multi-layer wiring board 107
- 109 denotes inner via holes.
- Numeral 110 denotes junctions for electrically connecting the semiconductor elements 201 , 203 and the circuit pattern 108 provided on the surface of the multi-layer wiring board 107
- 111 denotes an insulating thermosetting resin.
- the semiconductor element having the electrodes arranged in peripheral arrangement and the semiconductor element having the electrodes arranged in area array arrangement are mounted on both sides of the multi-layer wiring board 107 .
- the area array arrangement of electrodes has recently been increasingly employed in high-performance integrated circuits such as a CPU in order to increase the operating speed of the semiconductor elements and decrease the power consumption.
- the electrodes arranged in the area array arrangement are connected to the other semiconductor elements via the inner via holes 109 which are formed in the multi-layer wiring board 107 , thereby reducing the wiring length.
- the semiconductor element 201 having the electrodes arranged in the area array arrangement and the semiconductor element 203 having the electrodes arranged in the peripheral arrangement are prepared and, after forming the Au ball bumps on the electrodes 201 , 204 by using a wire bonding apparatus, a required amount of electrically conductive adhesive is applied to the tips of the ball bumps.
- the electrically conductive adhesive is made of a mixture of electrically conductive metal powder such as Ag, Cu or Ni and a resin.
- the semiconductor element 201 with the ball bumps made of Au or the like and covered with the electrically conductive adhesive is mounted on the top surface of the multi-layer wiring board 107
- the semiconductor element 203 is mounted on the back surface of the multi-layer wiring board 105 .
- Both semiconductor elements are mounted face down by flip chip bonding so as to oppose each other via the multi-layer wiring board 107 .
- the two semiconductor elements are fastened onto the respective sides of the multi-layer wiring board 107 as the adhesive is cured by a heat treatment.
- FIG. 14A shows the arrangement of the electrodes of the semiconductor element 201 having the electrodes arranged in area array arrangement
- FIG. 14B shows the circuit pattern formed on the multi-layer wiring board 107 whereon the semiconductor element 201 is mounted.
- Numeral 205 denotes the Au ball bumps.
- FIG. 15A shows the circuit pattern 108 provided on the back surface of the multi-layer wiring board 107 whereon the semiconductor element 203 is mounted
- FIG. 15B shows the configuration of the electrodes of the semiconductor element 203 having the peripheral electrode arrangement.
- the semiconductor element having the electrodes arranged in the area array arrangement is also checked to make sure of normal functions in electrical tests after the semiconductor elements 201 , 203 are fastened onto the multi-layer wiring board 107 by curing the electrically conductive adhesive, similarly to the semiconductor element having the electrodes of peripheral arrangement.
- thermosetting resin is completely cured by a heat treatment, thereby increasing the mechanical strength and the junction strength.
- bonding strength of the electrically conductive adhesive is controlled to a minimum necessary level thereby to make it easy to remove the semiconductor element.
- Proper bonding strength per one bump for this purpose is about 3 ⁇ 10 6 to 30 ⁇ 10 6 N/m 2 .
- this embodiment has the effects of, in addition to the effects described in conjunction with the first embodiment, reducing the wiring length, increasing the operating speed of the semiconductor device, and decreasing the power consumption. These effects are created because the semiconductor element 201 having the electrodes of the area array arrangement and the semiconductor element 203 having the electrodes of the peripheral arrangement mounted on both sides by flip chip bonding are electrically connected via the multi-layer wiring board 105 having the inner via holes 109 formed therein.
- FIG. 16 is a cross sectional view of a module of the semiconductor device according to a tenth embodiment of the present invention.
- reference numerals identical to those of FIG. 1 denote the identical or corresponding portions.
- Numeral 130 denotes a bypass capacitor and 131 denotes leads of the bypass capacitor.
- the semiconductor element 201 having the electrodes of the area array arrangement is mounted on the top surface of the multi-layer wiring board 107 and one or more bypass capacitors 131 is mounted on the back surface of the multi-layer wiring board 107 .
- FIG. 17A shows the configuration of the electrodes of the semiconductor element 201 having the electrodes of the area array arrangement
- FIG. 17B shows the circuit pattern formed on the multi-layer wiring board 107 whereon the semiconductor element 201 is mounted.
- Numeral 205 denotes the Au ball bumps.
- FIG. 18A shows the circuit pattern 108 formed on the back surface of the multi-layer wiring board 107 whereon six bypass capacitors 131 are mounted, and FIG. 18B shows the lead arrangement of the six bypass capacitors.
- bypass capacitors 131 Although the number of bypass capacitors 131 is six in this embodiment, the number may be arbitrarily set as required.
- the use of the multi-layer wiring board 107 having the inner via holes 109 similarly to the case of the ninth embodiment makes it possible to reduce the wiring length and thereby increase the operating speed of the semiconductor device and decrease the power consumption, by providing the inner via holes 109 just below the circuit pattern located at the center of the circuit pattern of the area array arrangement or in the vicinity thereof, in order to make three-dimensional wiring also for this circuit pattern.
- bypass capacitor 131 which is provided for the purpose of reducing the noise generated in the semiconductor device, elongation of the wiring between the bypass capacitor 131 and the semiconductor element 201 leads to increased noise due to the wiring. Thus, the effect of installing the bypass capacitor 131 is cancelled out.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
Abstract
A semiconductor device is made by mounting semiconductor elements on both sides of a wiring board having three-dimensional wiring including inner-via holes. A high operating speed and smaller size are made possible by employing a laminated structure of semiconductor elements without using the chip-on-chip configuration. Semiconductor elements are mounted on both sides of a wiring board having three-dimensional wiring including inner via holes so that the semiconductor elements oppose each other via the wiring board. The electrodes of the semiconductor elements are connected with each other by the three-dimensional wiring of the wiring board.
Description
- This application is a Divisional application of Ser. No. 10/337,879, now allowed, which is a Divisional application of Ser. No. 09/725,283, filed Nov. 29, 2000, now U.S. Pat. No. 6,525,414, which is a Continuation-in-Part application of Ser. No. 09/153,069, filed Sep. 15, 1998, now abandoned.
- 1. Field of the Invention
- The present invention relates to a semiconductor device formed by mounting semiconductor elements on both sides of a wiring board having three-dimensional wiring which uses inner via holes.
- 2. Description of the Related Art
- Attempts have been made to develop a semiconductor element in which a plurality of electronic circuits are incorporated in a single semiconductor element (for example IC chip, MIC chip and OEIC chip) in order to make electronic apparatuses having semiconductor elements used therein more compact. In practice, however, it is difficult to make a single semiconductor element having all necessary functions due to limitations related to semiconductor material, production process, design rule and other factors, and it is often necessary to use a plurality of semiconductor elements. In such a case, in order to make the device smaller in size and run at a higher speed, a chip-on-chip configuration is employed in which the semiconductor elements are directly connected with each other by of electrodes as shown in FIG. 19. In the drawing, numeral1 denotes a first semiconductor element, 2 denotes electrodes formed on the first semiconductor element 1, 3 denotes a second semiconductor element, 4 denotes electrodes formed on the second semiconductor elements, 10 denotes junctions made mainly of an electrically conductive metallic material such as solder, and 11 denotes a cured insulating resin. When such a chip-on-chip configuration is employed, length of wiring between the semiconductor elements can be made shorter, transmission delay of electric signals is reduced, operation speed of the semiconductor device can be made faster and, because the semiconductor elements are mounted in laminated configuration, it is also possible to make the semiconductor device smaller.
- If the first semiconductor element1 and the second semiconductor element 3 are electrically connected via the
junctions 10 in such a chip-on-chip configuration as described above, it is necessary to position theelectrodes 2, 4 of the semiconductor elements so that they oppose each other. For this reason, general-purpose semiconductor elements cannot be used and it is required to use semiconductor elements which are designed by taking the positions of theelectrodes 2, 4 into consideration. Consequently, it is impossible to design the semiconductor elements separately. - Also because the positions of the
electrodes 2, 4 of the first and the second semiconductor elements are restricted, it becomes difficult to reduce the size of the semiconductor device in some cases, eventually resulting in lower production yield. - An object of the present invention is to provide a semiconductor device which is capable of operating at a higher speed and is smaller in size by employing general-purpose semiconductor devices without using the chip-on-chip configuration.
- Particularly, an object of the present invention is to provide a semiconductor device capable of operating at a higher speed and is smaller in size. This is because the wiring length does not increase even when using semiconductor elements such as a CPU, wherein the electrodes are formed in an array arrangement. Although the examples below utilize a multi-layer wiring board, the objects discussed above can also be achieved by using a wiring board including a single insulation layer.
- The present inventors have found that it becomes possible to produce semiconductor devices of smaller size while maintaining a high operating speed of the semiconductor elements by mounting general-purpose semiconductor elements so that they oppose each other via a multi-layer wiring board, in which both sides of the multi-layer wiring board has a three-dimensional wiring layout employing inner via holes for connecting electrodes of the semiconductor elements with each other. Particularly, the semiconductor device can be produced without making the wiring longer even when the semiconductor element has an area array type electrode arrangement by employing the three-dimensional wiring as described above. Thus, the present invention has been completed.
- That is, the present invention provides a semiconductor device comprising a multi-layer wiring board having at least first and second semiconductor elements mounted on the respective sides of the multi-layer wiring board. Electrodes of the semiconductor element are connected with each other by the three-dimensional wiring. The multi-layer wiring board is made by laminating insulation layers, which comprise resin-impregnated fiber sheets and circuit pattern layers alternately, and has three-dimensional wiring for electrically connecting the circuit pattern layers provided on both sides of the insulation layer via a plurality of inner via holes that are provided through each of the insulation layers.
- The semiconductor device according to the present invention can be made smaller in size in a configuration similar to chip-on-chip configuration by employing the general-purpose semiconductor elements because the semiconductor elements are mounted face down by flip chip bonding via the multi-layer wiring board of thin layers. Particularly because the three-dimensional wiring employing the inner via holes is used in the multi-layer wiring board, the semiconductor elements mounted on both sides of the multi-layer wiring board can be connected by the three-dimensional wiring. Therefore, it is possible to make the wiring shorter compared to a case where a conventional wiring board is used in which lead wires are arranged to run over the substrate surface in two-dimensional wiring.
- Consequently, according to the present invention, it becomes possible to achieve a high operating speed of the elements by making the semiconductor device smaller in size so as to prevent a delay in electric signals from occurring by using a reduced wiring length. This is similar to the case of employing the conventional chip-on-chip configuration even when the general-purpose semiconductor elements are used.
- Also, because the multi-layer wiring board is disposed between the semiconductor elements, the semiconductor element can be mounted or removed without causing a stress in the other semiconductor elements. Thus, it is possible to prevent the semiconductor elements from being damaged.
- It is preferable that projections of one or more semiconductor element mounted on either surface of the multi-layer wiring board in a direction perpendicular to the multi-layer wiring board overlap each other.
- When the semiconductor elements are mounted on the respective surfaces of the multi-layer wiring board so that projections thereof in a direction perpendicular to the multi-layer wiring board overlap each other, a potential of the
multi-layer wiring board 107 to warp in the perpendicular direction (Z axis direction) can be reduced even in a case in which the insulating substrate constituting the multi-layer wiring board is made of a fiber sheet impregnated with a thermosetting resin which has a low rigidity and is liable to warp. - The present invention also provides a semiconductor device comprising first, second and third semiconductor elements laminated via the multi-layer wiring board. The multi-layer wiring board is bonded to cover the back surface of the second semiconductor element by bending the multi-layer wiring board whereon the first and the second semiconductor elements are mounted at specified positions on either side thereof. The third semiconductor element is mounted by flip chip bonding, so as to oppose the back surface of the second semiconductor element via the multi-layer wiring board.
- When the multi-layer wiring board of thin layers is bent and the semiconductor device and the multi-layer wiring board are laminated alternately as described above, the semiconductor device can be made small in size even when a large number of semiconductor elements are mounted.
- The present invention also provides a module for mounting semiconductor devices comprising the semiconductor device mounted on a mother multi-layer wiring board having a circuit pattern formed on the surface thereof, with the semiconductor device and the mother multi-layer wiring board being connected by electrical connection means.
- By mounting the semiconductor elements on the mother multi-layer wiring board, it becomes possible to form a high-density module. It is also possible to improve the productivity of the module by producing the semiconductor devices in advance and by mounting only qualified semiconductor devices on the mother multi-layer wiring board after testing the semiconductor devices for the quality and reliability.
- The electrical connection device is preferably a projecting electrode which is interposed between the multi-layer wiring board of the semiconductor device and the mother multi-layer wiring board by bonding the back surface of the second semiconductor element onto the mother multi-layer wiring board so as to place the semiconductor device on the mother multi-layer wiring board. Therefore, the circuit pattern provided on the multi-layer wiring board and the circuit pattern provided on the mother multi-layer wiring board are connected.
- By using the projecting electrode for the electrical connection means, it becomes possible to form the connection means which utilizes the empty space between the multi-layer wiring board of the semiconductor device and the mother multi-layer wiring board. Thus, the module of the semiconductor device is smaller in size.
- The electrical connection device preferably establishes an electrical connection between the circuit pattern provided on the multi-layer wiring board of the semiconductor device and the circuit pattern provided on the mother multilayer wiring board. This connection is established because the back surface of the second semiconductor element is bonded onto the mother multi-layer wiring board, and the multi-layer wiring board of the semiconductor device mounted on the mother multi-layer wiring board is bent.
- By bending the multi-layer wiring board of the semiconductor device and thereby forming the connection means, it becomes possible to reduce the number of electrode forming processes and thus reduce the production cost.
- The electrical connection device is preferably an electrically conductive supporting body which is electrically connected to the wiring in the multi-layer wiring board of the semiconductor device and is also used to fasten the semiconductor device onto the mother multi-layer wiring board. As a result, an electrical connection is established between the wiring of the multi-layer wiring board of the semiconductor device and the circuit pattern provided on the mother multi-layer wiring board by fastening the semiconductor device onto the mother multi-layer wiring board via the electrically conductive supporting body.
- By using the semiconductor device having an electrically conductive supporting body such as metal which is electrically connected to the multi-layer wiring board, it becomes possible to handle the supporting body as if it is a pin of QFP and to mount the device onto the mother multi-layer wiring board or remove the device therefrom easily.
- The electrical connection device preferably establishes an electrical connection between the circuit pattern provided on the multi-layer wiring board and the circuit pattern provided on the mother multi-layer wiring board as the semiconductor device is mounted on the mother multi-layer wiring board. Therefore, the multi-layer wiring board, which is bonded to cover the back surface of the second semiconductor element by bending the multi-layer wiring board whereon at least the first and the second semiconductor elements are mounted at specified positions on either side thereof, makes contact with the mother multi-layer wiring board.
- By using such a connection device as described above, it becomes possible to make a connection by using the lower region of the mounting surface of the semiconductor element and thereby make the module of the semiconductor device smaller in size.
- The present invention also provides a module of the semiconductor device wherein an alternate lamination of the semiconductor device and the multi-layer wiring board is mounted on the mother multi-layer wiring board which has a circuit pattern formed on the surface thereof. Furthermore, the circuit pattern provided on the multi-layer wiring board of the semiconductor device and the circuit pattern provided on the mother multi-layer wiring board are electrically connected to each other.
- By using such a module as described above, the semiconductor device can be mounted on the mother multi-layer wiring board with a high density.
- The present invention also provides a semiconductor device wherein the electrodes of at least one of the first and the second semiconductor elements are formed in an area array arrangement.
- In the multi-layer wiring board according to the present invention, use of the three-dimensional wiring which employs the inner via holes makes it possible to connect between the semiconductor elements mounted on both sides of the multi-layer wiring board in three-dimensional wiring. Consequently, the wiring length can be made shorter compared to a case such as the conventional wiring board in which lead wires are arranged so as to run over the surface of the wiring board in two-dimensional wiring. This configuration is effective for mounting semiconductor elements which have electrodes near the center as well as in the peripheral portions thereof, such as a semiconductor device having electrodes arranged in an area array arrangement.
- The present invention also provides a semiconductor device comprising a first semiconductor element having the electrodes arranged in area array arrangement and a second semiconductor element having the electrodes arranged in peripheral arrangement. Both semiconductor elements are mounted face down on the respective surfaces of the multi-layer wiring board by flip chip bonding, wherein the electrodes of both semiconductor elements are connected to each other by the three-dimensional wiring.
- As the semiconductor elements are mounted face down by flip chip bonding via the thin layer multi-layer wiring board in the semiconductor device of the present invention, it becomes possible to mount the semiconductor elements by flip chip bonding and make the semiconductor device smaller in size.
- In the multi-layer wiring board according to the present invention, use of the three-dimensional wiring comprising inner via holes makes it possible to connect between the semiconductor elements mounted on both sides of the multi-layer wiring board in three-dimensional vertical wiring. Consequently, the wiring can be made shorter compared to a case such as the conventional wiring board in which lead wires are arranged to run over the surface of the wiring board in two-dimensional wiring.
- Therefore, the present invention makes it possible to make the semiconductor device smaller in size even when mounting the semiconductor elements having electrodes arranged in area array arrangement. Reduction of the wiring length also makes it possible to increase the operating speed by preventing delay in electrical signals, and to reduce the power consumption by decreasing the resistance of the wiring.
- The present invention also provides a semiconductor device wherein the semiconductor element having the electrodes arranged in an area array arrangement is mounted face down on one surface of the multi-layer wiring board by flip chip bonding and electronic components are mounted on the other surface of the multi-layer wiring board. In this arrangement, the electrodes of the semiconductor element and the electrodes of the electronic components are connected with each other by the three-dimensional wiring.
- Because the three-dimensional wiring by inner via holes is employed in the multi-layer wiring board of the semiconductor device according to the present invention, the semiconductor element and the electronic components, such as a bypass capacitor mounted on either side of the multi-layer wiring board, can be connected to each other by three-dimensional wiring. In addition, the wiring length can be made shorter compared to a case such as the conventional wiring board in which lead wires are arranged to run over the surface of the wiring board in two-dimensional wiring.
- Therefore, noise can be effectively removed during high-speed operation. In particular, when connecting the central electrode of the semiconductor element having electrodes arranged in an area array arrangement and the electronic component, the wiring length can be made far shorter than in the conventional wiring board.
- The electronic component is preferably a bypass capacitor. When a bypass capacitor is used as the electronic component, it becomes possible to effectively remove noise due to the bypass capacitor by reducing the wiring length and thereby reducing the noise in the wiring.
- As will be clear from the above description, the semiconductor device according to the present invention has semiconductor elements mounted so as to oppose each other via the multi-layer wiring board with the electrodes of the semiconductor elements being connected to each other by means of the three-dimensional wiring of the multi-layer wiring board. Therefore, the elements can be connected with each other regardless of the arrangement of the electrodes of the semiconductor elements, thus making it possible to connect the general-purpose semiconductor elements without modification by a method similar to the chip-on-chip connection and to provide a semiconductor device of smaller size and higher operating speed.
- According to the present invention, since a multi-layer wiring board is used instead of the conventional printed circuit board and because connection between the semiconductor elements is made by using the three-dimensional wiring based on the inner via holes which makes it easier to run the lead wires, wiring length can be reduced. Thus, delays are prevented from occurring in the circuit response due to the wiring length, so that the operating speed of the semiconductor device can be increased.
- Because the semiconductor elements are not connected directly with each other, it becomes possible to remove or mount any of the semiconductor elements without causing damage to the other semiconductor elements. Also, because the semiconductor device is mounted on the mother multi-layer wiring board, high-density packaging is made possible, thereby contributing to the size reduction of electronic apparatuses.
- Further in case the semiconductor element having electrodes of area array arrangement is mounted face down by flip chip bonding, connecting by the
multi-layer wiring board 105 having the inner viaholes 109 therein makes it possible to reduce the wiring length, increase the operating speed of the semiconductor device, and reduce the power consumption. - In the case of the semiconductor element having electrodes of area array arrangement, in particular, wiring length of the electrode located near the center of the semiconductor element can be greatly reduced compared to a semiconductor device which employs the conventional wiring board.
- Also by connecting the bypass capacitors and the semiconductor elements by the three-dimensional wiring comprising the inner via holes, it becomes possible to reduce the wiring length and reduce the noise generated in the semiconductor device.
- FIG. 1A is a perspective view of the semiconductor device according to a first embodiment of the present invention, and FIG. 1B is a cross sectional view taken along lines I-I′ of FIG. 1A.
- FIGS. 2A, 2B,2E are view showing the arrangement of the bumps formed on the semiconductor element according to the first embodiment of the present invention, and FIGS. 2C, 2D are views showing the circuit pattern of the multi-layer wiring board according to the first embodiment of the present invention.
- FIG. 3 is a top view of the semiconductor device according to the first embodiment of the present invention.
- FIG. 4 is a cross sectional view of the module of the semiconductor device according to a second embodiment of the present invention.
- FIG. 5 is a cross sectional view of the module of the semiconductor device according to a third embodiment of the present invention.
- FIG. 6 is a cross sectional view of the module of the semiconductor device according to a fourth embodiment of the present invention.
- FIG. 7 is a cross sectional view of the module of the semiconductor device according to a fifth embodiment of the present invention.
- FIG. 8 is a cross sectional view of the module of the semiconductor device according to a sixth embodiment of the present invention.
- FIG. 9 is a cross sectional view of the semiconductor device according to a seventh embodiment of the present invention.
- FIG. 10 is a cross sectional view of the module of the semiconductor device according to an eighth embodiment of the present invention.
- FIG. 11 is a perspective view of the semiconductor device according to a ninth embodiment of the present invention.
- FIG. 12 is a cross sectional view taken along lines II-II′ of FIG. 11.
- FIGS. 13A, 13B are views showing the arrangement of the electrodes of the semiconductor element.
- FIG. 14A is a view showing the arrangement of the electrodes of the semiconductor element having the area array electrode arrangement, and FIG. 14B is a view showing the circuit pattern of the multi-layer wiring board whereon the semiconductor element having the area array electrode arrangement is mounted.
- FIG. 15A shows the circuit pattern of the multi-layer wiring board whereon the semiconductor element having a peripheral electrode arrangement is mounted, and FIG. 15B shows the arrangement of the electrodes of the semiconductor element having the peripheral electrode arrangement.
- FIG. 16 is a cross sectional view of the semiconductor device according to a tenth embodiment of the present invention.
- FIG. 17A shows the arrangement of the electrodes of the semiconductor element having an area array electrode arrangement, and FIG. 17B shows the circuit pattern of the multi-layer wiring board whereon the semiconductor element having the area array electrode arrangement is mounted.
- FIG. 18A shows the circuit pattern of the multi-layer wiring board whereon the bypass capacitor is mounted, and FIG. 18B shows the lead arrangement of the bypass capacitor.
- FIG. 19 is a cross sectional view of the semiconductor device of the chip-on-chip connection of the prior art.
- FIG. 20 is a cross sectional view of the semiconductor device according to a variation of the seventh embodiment of the present invention, in which a wiring board with a single insulation layer is utilized.
- FIGS. 1A, 1B show a semiconductor device according to the first embodiment of the present invention. This semiconductor device has two semiconductor elements on one side and one semiconductor element on the other side.
- FIG. 1A is a perspective view of the semiconductor device and FIG. 1B is a cross sectional view taken along lines I-I′ of the semiconductor device shown in FIG. 1A. In the drawing, numeral101 denotes a first semiconductor element, 102 denotes an electrode formed on an element forming surface of the
semiconductor element Numeral 110 denotes junctions which provide electrical connection between thesemiconductor elements multi-layer wiring board wiring board 207 which has only a single insulation layer, as shown in FIG. 20. - In the process of producing the semiconductor device shown in FIG. 1, first the three
semiconductor elements electrodes - The
semiconductor elements multi-layer wiring board 107, and thesemiconductor element 105 is mounted on the back surface of themulti-layer wiring board 107. Each of the elements is mounted face down by flip chip bonding so that the semiconductor elements on both sides oppose each other via themulti-layer wiring board 107, with the adhesive cured by a heat treatment. - FIGS. 2A, 2B,2E show the layout of bumps provided on the back surfaces of the
first semiconductor element 101, thesecond semiconductor element 103 and thethird semiconductor element 105. FIGS. 2C, 2D show the circuit patterns formed on the top surface and the back surface of themulti-layer wiring board 107, respectively, whereon the semiconductor elements are mounted. - Bumps a1, a2, a3 and so on formed on the back surface of the
first semiconductor element 101 and bumps b1, b2, b3 and so on formed on the back surface of thesecond semiconductor element 103 are connected to the electrodes x1, x2, x3 and so on. The electrodes x11, x12, x13 and so on are formed on the top surface of themulti-layer wiring board 107, respectively. - Bumps c1, c2, c3 and so on formed on the back surface of the
third semiconductor element 105 are connected to the electrodes y1, y2, y3 and so on formed on the bottom surface of themulti-layer wiring board 107. - The three-dimensional wiring of the
multi-layer wiring board 107 establishes the electrical connection between the electrodes x1 and y1, between x2 and y2, between x3 and y3 and so on which are formed on the top and bottom surfaces of themulti-layer wiring board 107, respectively. - Consequently, because the first and the
second semiconductor elements third semiconductor element 105 is mounted on the other side of themulti-layer wiring board 107, the electrodes of the semiconductor elements are connected with each other by the three-dimensional wiring of themulti-layer wiring board 107. Thus, a laminated construction similar to the conventional chip-on-chip configuration is achieved. - After the electrically conductive adhesive is cured si as to fasten the
semiconductor elements multi-layer wiring board 107, the semiconductor elements are subjected to electrical tests to make sure of normal functions thereof. - Then after filling the gap between the
semiconductor elements multi-layer wiring board 107 with an insulatingthermosetting resin 111, the insulatingthermosetting resin 111 is completely cured by a heat treatment. As a result, the mechanical strength and quality of connection is increased. - In case any of the semiconductor elements is found to be defective in the electrical test, only the defective semiconductor element is removed and replaced with a new semiconductor element. In this regard, bonding strength of the semiconductor elements is controlled to a minimum necessary level thereby to make it easy to remove the semiconductor element. Proper bonding strength per one bump for this purpose is about 3×106 to 30×106 N/m2.
- The
multi-layer wiring board 107 comprises insulating substrates made of resin-impregnated fiber sheets described in Japanese Patent Kokai Publication No. 6-268345 and circuit patterns laminated alternately. The three-dimensional wiring is formed so as to connect the electrically conductive inner via holes formed through the insulating substrates and the circuit patterns. - The insulating substrate of the
multi-layer wiring board 107 preferably consists of a fiber sheet made of glass fiber, aramid fiber or the like impregnated with a thermosetting resin. This is for the purpose of reducing the stress generated in the semiconductor elements to be mounted thereon and in the junctions by taking advantage of the Young's modulus of the resin-impregnated fiber sheet being lower than that of a wiring board which uses an inorganic material such as ceramics for the insulating substrate. - The material such as glass fiber and aramid fiber included in the substrate decreases the value of the thermal expansion coefficient, and also contributes to the reduction of the stress generated in the semiconductor elements to be mounted thereon and in the junctions.
- Use of the fiber sheet such as glass fiber and aramid fiber impregnated with the thermosetting resin for the insulating substrate of the
multi-layer wiring board 107 reduces the stress generated in the semiconductor elements and in the junctions, thereby making it possible to produce high-quality semiconductor devices. - FIG. 3 is a plan view of the semiconductor device according to this embodiment viewed from the side of the
first semiconductor element 101, wherein reference numerals identical to those of FIG. 1 denote the identical or corresponding portions. - As will be seen from FIG. 3, the projection of the
semiconductor elements multi-layer wiring board 107 overlaps at least partially with the projection of thesemiconductor element 105, which is mounted on the back surface, in the direction perpendicular to the wiring forming surface of themulti-layer wiring board 107. By arranging thesemiconductor elements multi-layer wiring board 107. - As the semiconductor elements are disposed substantially symmetrically in the Z axis direction with respect to the
multi-layer wiring board 107, the possibility that the insulating substrate of themulti-layer wiring board 107 will warp in the Z axis direction can be reduced even when the insulating substrate is made of the fiber sheet impregnated with the thermosetting resin which has a low rigidity and is liable to warp. - Because the semiconductor device of the present invention can be made with less warping, it is easier to mount the semiconductor device on the other wiring board and reduce the residual stress after mounting.
- According to this embodiment, as described above, electrical connection between the first and the
second semiconductor elements third semiconductor element 105 is made by means of themulti-layer wiring board 107. Therefore, it becomes possible to connect the elements with each other regardless of the positions of the electrodes formed on the semiconductor elements. Consequently, a connection similar to that of chip-on-chip mounting can be made by using the general-purpose semiconductor elements without modification. - When compared to a case of connecting semiconductor elements by using a wiring board of the conventional in which an inter-layer connection is made by forming the conventional through holes, use of the
multi-layer wiring board 107 makes it possible to form three-dimensional wiring by inner via holes, increase the wiring density, and increase the degree of freedom in the design of inter layer connection. As a result, it becomes easier to run the lead wires. Thus, because the use of themulti-layer wiring board 107 in wiring between similar semiconductor elements makes it possible to reduce the number of insulating layers to be laminated and to reduce the wiring length, the semiconductor device can be made smaller in size. It is advantageous to make the semiconductor device of shorter wiring length and higher operating speed. - Also, because the semiconductor elements are not directly connected with each other, any of the semiconductor elements can be mounted or removed without causing damage to the other semiconductor elements (for example damage due to stress generated in the leads of the semiconductor elements).
- Further, because the
semiconductor elements multi-layer wiring board 107, the possibility that themulti-layer wiring board 107 will warp in the Z axis direction can be reduced even when the insulating substrate of themulti-layer wiring board 107 is made of the fiber sheet impregnated with the thermosetting resin which has a low rigidity and is liable to warp. - Although the
junctions 110 of the semiconductor elements are made from the Au ball bumps formed on the electrodes of the semiconductor elements and the electrically conductive adhesive in this embodiment, the bumps may also be formed by soldering or a process other than wire bonding. The bumps may be formed on themulti-layer wiring board 107, and the electrically conductive adhesive may also be replaced with cream solder. - The similar effect may be obtained by using another flip tip mounting technique, such as a solder bump method employed by Motorola Corp., or a method using an anisotropically conductive film (ACF). If an anisotropically conductive film is used, replacement of a defective semiconductor element is done by locally heating the anisotropically conductive film.
- FIG. 4 is a cross sectional view of a module of the semiconductor device according to a second embodiment of the present invention. In the drawing, reference numerals identical to those of FIG. 1 denote the identical or corresponding portions.
Numeral 112 denotes a mother wiring board whereon the semiconductor device is to be mounted, 113 denotes a circuit pattern formed in the surface layer of the mother wiring board, 114 denotes an Au wire for electrically connecting the multi-layer wiring board and the mother multilayer wiring board. - The module according to this embodiment is produced by such processes as shown in FIG. 4, the semiconductor device comprising the
multi-layer wiring board 107, whereon the semiconductor elements which have passed electrical tests are mounted, is fastened on the mothermulti-layer wiring board 112 at a specified position by bonding the back surface of thethird semiconductor element 105 onto the mothermulti-layer wiring board 112 by means of an adhesive or the like. Then thecircuit pattern 108 on the front surface of themulti-layer wiring board 107 and thecircuit pattern 113 on the front surface of the mothermulti-layer wiring board 112 are connected with each other by the Au wire 114. - According to this embodiment, because the high-quality semiconductor device with less warp in the Z axis direction is mounted on the mother multi-layer wiring board, a semiconductor device module of extremely high quality and high productivity can be produced.
- Also, because the
semiconductor elements - Although the Au wire114 is used for the electrical connection means between the
multi-layer wiring board 107 and the mothermulti-layer wiring board 112 in FIG. 4, TAB (tape—automated bonding) or the like may also be used instead of the Au wire 114. - Particularly in this embodiment, because the
multi-layer wiring board 107 and themother wiring board 112 are made of the same material, physical constants such as thermal expansion coefficients of the two wiring boards are the same. Consequently, the stress generated in thethird semiconductor element 105 which is interposed between both wiring boards is decreased and the quality of the module can be improved. - FIG. 5 is a cross sectional view of a module of the semiconductor device according to the third embodiment of the present invention. In the drawing, reference numerals identical to those of FIG. 4 denote the identical or corresponding portions.
- As can be seen in FIG. 5, a
second semiconductor element 301 is mounted on the second side of thefirst wiring board 107, and thesecond semiconductor element 301 can be larger than thefirst semiconductor element 101, which is mounted on the first side of thefirst wiring board 107. In addition, the semiconductor device can include athird semiconductor element 302, which is also mounted on the first side of the first wiring board and is electrically connected to both the first and second semiconductor elements. - In the module according to this embodiment, the semiconductor device (including the first wiring board, the first semiconductor element, and the second semiconductor element) is mounted on the mother (second)
multi-layer wiring board 112 by a method similar to that of the second embodiment. - The first
multi-layer wiring board 107 which forms part of the semiconductor device has a thickness of about 200 mm, for example, and has a certain level of elasticity. Thus, it becomes possible to connect the firstmulti-layer wiring board 107 directly to the mother (second) wiring board by bending themulti-layer wiring board 107. For example, both the first end and second end of the first multi-layer wiring board are bent toward the second wiring board. - Therefore, the
multi-layer wiring board 107 of the semiconductor device mounted on the mothermulti-layer wiring board 112 is bent and the circuit pattern provided on themulti-layer wiring board 107 and the circuit pattern provided on the mothermulti-layer wiring board 112 are directly connected to each other. Consequently, the electrical connection between both wiring boards is established, and the module for the semiconductor device is produced. - This process reduces the amount of connection material such as Au wire to be used and reduces the number of processes for producing the module. Thus, it is possible to provide the module for the semiconductor device at a low cost with high productivity.
- FIG. 6 is a cross sectional view of a module of the semiconductor device according to a fourth embodiment of the present invention. In the drawing, reference numerals identical to those of FIG. 4 denote the identical or corresponding portions.
Numeral 115 denotes an electrical junction such as bump electrode. - In the module according to this embodiment, the semiconductor device is mounted on the mother
multi-layer wiring board 112 by a method similar to that of the second embodiment. - Protruding
electrodes 115 as shown in FIG. 6 are used as the means for connecting themulti-layer wiring board 107 of the semiconductor device and the mothermulti-layer wiring board 112. The protrudingelectrode 115 has a configuration similar to that of thejunction 110 used in connecting thesemiconductor element 101 or the like and themulti-layer wiring board 107. That is, after forming the ball bumps made of Au on the circuit pattern of the mothermulti-layer wiring board 112, a required amount of electrically conductive adhesive is applied to the tips of the bumps, and the circuit pattern formed on themulti-layer wiring board 107 is placed thereon so as to electrically connect the two wiring boards. If some of theelectrodes first semiconductor element 101 or thesecond semiconductor element 103 are exposed without being covered by themulti-layer wiring board 107, it may be connected with thejunction layer 115 of the protruding electrode. - According to this embodiment, the two wiring boards can be connected to each other by utilizing the narrow space between the semiconductor device and the mother
multi-layer wiring board 112. Therefore, the semiconductor devices can be mounted on the mothermulti-layer wiring board 112 in a high density, thereby contributing to the size reduction of electronic apparatuses. - FIG. 7 is a cross sectional view of a module of the semiconductor device according to a fifth embodiment of the present invention. In the drawing, reference numerals identical to those of FIG. 4 denote identical or corresponding portions.
Numeral 116 denotes an electrically conductive supporting body. - In the module of the semiconductor device according to this embodiment, the semiconductor device is mounted on the mother
multi-layer wiring board 112 by using the electricallyconductive body 116 such as a metal frame which is electrically connected to themulti-layer wiring board 107 of the semiconductor device. - Electrical connection and mechanical fastening of the electrically
conductive body 116 are made by holding thecircuit pattern 108 of themulti-layer wiring board 107 at an edge of themulti-layer wiring board 107 and soldering or the like. - The semiconductor device is connected with the mother
multi-layer wiring board 112 via the electricallyconductive body 116. - According to this embodiment, it becomes possible to handle the semiconductor device equipped with the electrically
conductive body 116 as if it is a QFP (quad flat module), and to mount the semiconductor device on the mothermulti-layer wiring board 112. Thus, it becomes easier to inspect and mount the semiconductor device and to replace the semiconductor device in case of a failure. - FIG. 8 is a cross sectional view of a module of the semiconductor device according to a sixth embodiment of the present invention. In the drawing, reference numerals identical to those of FIG. 4 denote the identical or corresponding portions.
- In this embodiment, as shown in FIG. 8, the
first semiconductor element 101 and thesecond semiconductor element 103 are mounted so as to oppose each other via the multi-layer-wiring board 107. In other words, the front surface offirst semiconductor element 101 faces the first side ofwiring board 107, and the front surface ofsecond semiconductor element 103 faces the second side ofwiring board 107. As shown in FIG. 8, at least a portion of the front surface of thesecond semiconductor element 103 opposes (faces) at least a portion of the front surface of thefirst semiconductor element 101 viawiring board 107. Themulti-layer wiring board 107 is also bent to cover the back surface of thesecond semiconductor element 103 and is bonded onto the back surface by an adhesive or the like. - The semiconductor device is mounted on the mother
multi-layer wiring board 112 so that the circuit pattern formed on themulti-layer wiring board 107 is electrically connected to the circuit pattern formed on the mothermultilayer wiring board 112. - Since this configuration makes it unnecessary to provide particular means for electrically connecting the semiconductor device and the mother
multi-layer wiring board 112, the amount of electrode material and the number of producing processes can be reduced. In addition, since the portion under the semiconductor device becomes the electrical connection means, the surface area of the mothermulti-layer wiring board 112 can be effectively utilized thereby making it possible to mount the semiconductor devices in a high density and contribute to the size reduction of electronic apparatuses. - FIG. 9 is a cross sectional view of a semiconductor device according to a seventh embodiment of the present invention. In the drawing, reference numerals identical to those of FIG. 4 denote the identical or corresponding portions.
- According to this embodiment, as shown in FIG. 9, the
first semiconductor element 101 and thesecond semiconductor element 103 are mounted so as to oppose each other via themulti-layer wiring board 107 by flip chip bonding. Themulti-layer wiring board 107 is bent to cover the back surface of thesecond semiconductor element 103 and is bonded onto the back surface of thesecond semiconductor element 103 by means of an adhesive or the like. Then thethird semiconductor element 105 is mounted by flip chip bonding on themulti-layer wiring board 107 which is bonded to the back surface of thesecond semiconductor element 103 so that thethird semiconductor element 105 and thesecond semiconductor element 103 oppose each other via themulti-layer wiring board 107. - In the semiconductor device of this embodiment, the three
semiconductor elements multi-layer wiring board 107. Therefore, packaging space can be effectively utilized, thus making it possible to minimize the size of electronic apparatuses. - Although three semiconductor elements are laminated in this embodiment, the semiconductor elements can be mounted in larger number of levels by bending the
multi-layer wiring board 107 furthermore. - Furthermore, as shown in FIG. 20, the
wiring board 207 may also have only a single insulation layer with circuit patterns formed on each side of the single insulation layer. Inner viaholes 109 which extend through the single insulation layer electrically connect the circuit patterns formed on each side. In this embodiment, thewiring board 207 is arranged so that thesemiconductor elements - FIG. 10 is a cross sectional view of a module of the semiconductor device according to an eighth embodiment of the present invention. In the drawing, reference numerals identical to those of FIG. 4 denote the identical or corresponding portions.
- According to this embodiment, as shown in FIG. 10, the semiconductor device mounted by lamination using the
multi-layer wiring board 107 which is bent over the first, second and third semiconductor elements according to the seventh embodiment is mounted on the mothermulti-layer wiring board 112. Themulti-layer wiring board 107 and the mothermulti-layer wiring board 112 are then electrically connected with each other, thereby making the module. - Electrical connection between the
multi-layer wiring board 107 and the mothermulti-layer wiring board 112 is further made by directly connecting the circuit pattern formed on themulti-layer wiring board 107 bonded to cover the back surface of the third semiconductor element and the circuit pattern formed on the mothermulti-layer wiring board 112. - According to this embodiment, since an electrical connection is made by using the portion under the semiconductor device, the packaging area of the mother
multi-layer wiring board 112 can be effectively utilized. As a result, it is possible to further improve the packaging efficiency because the semiconductor devices can be mounted in multiple layers. Thus, it becomes possible to provide a module for semiconductor devices which is very advantageous for the size reduction of electronic apparatuses. - FIG. 11 is a perspective view of a semiconductor device according to a ninth embodiment of the present invention, wherein a
semiconductor element 201 having electrodes arranged in area array arrangement is mounted on the top surface of amulti-layer wiring board 105. A semiconductor element 203 (not shown) having electrodes arranged in peripheral arrangement is then mounted on the back surface. - FIG. 12 is a cross sectional view taken along lines II-II′ in FIG. 11. In the drawing, numeral201 denotes a first semiconductor element, 202 denotes electrodes arranged in area array arrangement on the element forming surface of the
first semiconductor element second semiconductor element 203.Numeral 107 denotes the multi-layer wiring board, 108 denotes a circuit pattern formed on the surface of themulti-layer wiring board Numeral 110 denotes junctions for electrically connecting thesemiconductor elements circuit pattern 108 provided on the surface of themulti-layer wiring board - According to this embodiment, as shown in FIGS. 13A, 13B, the semiconductor element having the electrodes arranged in peripheral arrangement and the semiconductor element having the electrodes arranged in area array arrangement are mounted on both sides of the
multi-layer wiring board 107. - The area array arrangement of electrodes has recently been increasingly employed in high-performance integrated circuits such as a CPU in order to increase the operating speed of the semiconductor elements and decrease the power consumption.
- However, if semiconductor elements having the electrodes arranged in the area array arrangement as described above are mounted on a conventional multi-layer wiring board, a lead wire connecting a central electrode among the electrodes arranged in the area array arrangement becomes too long. Thus, the effort to increase the operating speed of the semiconductor elements is hindered.
- According to this embodiment, therefore, the electrodes arranged in the area array arrangement are connected to the other semiconductor elements via the inner via
holes 109 which are formed in themulti-layer wiring board 107, thereby reducing the wiring length. - In the process of producing the semiconductor device shown in FIG. 11, the
semiconductor element 201 having the electrodes arranged in the area array arrangement and thesemiconductor element 203 having the electrodes arranged in the peripheral arrangement are prepared and, after forming the Au ball bumps on theelectrodes - The
semiconductor element 201 with the ball bumps made of Au or the like and covered with the electrically conductive adhesive is mounted on the top surface of themulti-layer wiring board 107, and thesemiconductor element 203 is mounted on the back surface of themulti-layer wiring board 105. Both semiconductor elements are mounted face down by flip chip bonding so as to oppose each other via themulti-layer wiring board 107. The two semiconductor elements are fastened onto the respective sides of themulti-layer wiring board 107 as the adhesive is cured by a heat treatment. - FIG. 14A shows the arrangement of the electrodes of the
semiconductor element 201 having the electrodes arranged in area array arrangement, and FIG. 14B shows the circuit pattern formed on themulti-layer wiring board 107 whereon thesemiconductor element 201 is mounted.Numeral 205 denotes the Au ball bumps. - As shown in FIG. 14B, use of the
multi-layer wiring board 107 having the inner viaholes 109 makes it possible to reduce the wiring length by providing the inner viaholes 109 just below the circuit pattern located at the center of the circuit pattern of the area array arrangement or in the vicinity thereof. Thus, the three-dimensional wiring is also provides this circuit pattern. - FIG. 15A shows the
circuit pattern 108 provided on the back surface of themulti-layer wiring board 107 whereon thesemiconductor element 203 is mounted, and FIG. 15B shows the configuration of the electrodes of thesemiconductor element 203 having the peripheral electrode arrangement. - The semiconductor element having the electrodes arranged in the area array arrangement is also checked to make sure of normal functions in electrical tests after the
semiconductor elements multi-layer wiring board 107 by curing the electrically conductive adhesive, similarly to the semiconductor element having the electrodes of peripheral arrangement. - Then after filling the gap between the
semiconductor elements - If any of the semiconductor elements is found to be defective during the electrical test, only the defective semiconductor element is removed and replaced with a new semiconductor element. In this regard, bonding strength of the electrically conductive adhesive is controlled to a minimum necessary level thereby to make it easy to remove the semiconductor element. Proper bonding strength per one bump for this purpose is about 3×106 to 30×106 N/m2.
- As described above, this embodiment has the effects of, in addition to the effects described in conjunction with the first embodiment, reducing the wiring length, increasing the operating speed of the semiconductor device, and decreasing the power consumption. These effects are created because the
semiconductor element 201 having the electrodes of the area array arrangement and thesemiconductor element 203 having the electrodes of the peripheral arrangement mounted on both sides by flip chip bonding are electrically connected via themulti-layer wiring board 105 having the inner viaholes 109 formed therein. - Particularly for the semiconductor element having the electrodes arranged in the area array arrangement, wiring length of the electrodes located near the center of the semiconductor element can be greatly reduced compared to a semiconductor device which employs the conventional wiring board.
- Another flip chip mounting technique described in conjunction with the first embodiment may also be applied.
- It is also possible to mount the semiconductor elements having the electrodes of area array arrangement on both sides of the
multi-layer wiring board 107. - FIG. 16 is a cross sectional view of a module of the semiconductor device according to a tenth embodiment of the present invention. In the drawing, reference numerals identical to those of FIG. 1 denote the identical or corresponding portions.
Numeral 130 denotes a bypass capacitor and 131 denotes leads of the bypass capacitor. - According to this embodiment, the
semiconductor element 201 having the electrodes of the area array arrangement is mounted on the top surface of themulti-layer wiring board 107 and one ormore bypass capacitors 131 is mounted on the back surface of themulti-layer wiring board 107. - FIG. 17A shows the configuration of the electrodes of the
semiconductor element 201 having the electrodes of the area array arrangement, and FIG. 17B shows the circuit pattern formed on themulti-layer wiring board 107 whereon thesemiconductor element 201 is mounted.Numeral 205 denotes the Au ball bumps. - FIG. 18A shows the
circuit pattern 108 formed on the back surface of themulti-layer wiring board 107 whereon sixbypass capacitors 131 are mounted, and FIG. 18B shows the lead arrangement of the six bypass capacitors. - Although the number of
bypass capacitors 131 is six in this embodiment, the number may be arbitrarily set as required. - In the semiconductor device of this embodiment, the use of the
multi-layer wiring board 107 having the inner viaholes 109 similarly to the case of the ninth embodiment makes it possible to reduce the wiring length and thereby increase the operating speed of the semiconductor device and decrease the power consumption, by providing the inner viaholes 109 just below the circuit pattern located at the center of the circuit pattern of the area array arrangement or in the vicinity thereof, in order to make three-dimensional wiring also for this circuit pattern. - Particularly in the case of
bypass capacitor 131 which is provided for the purpose of reducing the noise generated in the semiconductor device, elongation of the wiring between thebypass capacitor 131 and thesemiconductor element 201 leads to increased noise due to the wiring. Thus, the effect of installing thebypass capacitor 131 is cancelled out. - Connecting the
bypass capacitor 131 and thesemiconductor element 201 by the three-dimensional wiring comprising the inner viaholes 109 makes it possible to reduce the wiring length and minimize the noise generated in the semiconductor device.
Claims (3)
1. A semiconductor device module comprising:
a semiconductor device including:
a multi-layer wiring board which comprises insulation layers and circuit pattern layers laminated alternately and is provided with a three-dimensional wiring comprising said circuit pattern layers provided on both sides of the insulation layer and a plurality of inner via holes penetrating through each of said insulation layers and electrically connecting;
at least a first semiconductor element mounted on the one side of the multi-layer wiring board and a second semiconductor element mounted an the other side of said multi-layer wiring board wherein electrodes of said semiconductor elements are connected with each other by means of said three-dimensional wiring; and
a mother multi-layer wiring board having a circuit pattern formed on said surface thereof, wherein
said semiconductor device is mounted on said mother multi-layer wiring board and said semiconductor device and said mother multi-layer wiring board are connected by electrical connection means.
2. The module of the semiconductor device according to claim 1 , wherein said electrical connection means is a projecting electrode which is interposed between said multi-layer wiring board of said semiconductor device and said mother multi-layer wiring board by bonding said back surface of said second semiconductor element onto said mother multi-layer wiring board thus placing said semiconductor device on said mother multi-layer wiring board, thereby to connect said circuit pattern provided on said multi-layer wiring board and said circuit pattern provided on said mother multi-layer wiring board.
3. The module of the semiconductor device according to claim 1 , wherein said electrical connection means is an electrically conductive supporting body which is electrically connected to said wiring in said multi-layer wiring board of said semiconductor device and is also used to fasten said semiconductor device onto said mother multi-layer wiring board, so as to establish electrical connection between said wiring of said multi-layer wiring board of said semiconductor device and said circuit pattern provided on said mother multi-layer wiring board by fastening said semiconductor device onto said mother multi-layer wiring board via said electrically conductive supporting body.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/849,191 US20040212075A1 (en) | 1997-09-16 | 2004-05-20 | Semiconductor device including a wiring board with a three-dimensional wiring pattern |
Applications Claiming Priority (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JPP09-250304 | 1997-09-16 | ||
JP25030497 | 1997-09-16 | ||
US15306998A | 1998-09-15 | 1998-09-15 | |
US09/725,283 US6525414B2 (en) | 1997-09-16 | 2000-11-29 | Semiconductor device including a wiring board and semiconductor elements mounted thereon |
US10/337,879 US6756663B2 (en) | 1997-09-16 | 2003-01-08 | Semiconductor device including wiring board with three dimensional wiring pattern |
US10/849,191 US20040212075A1 (en) | 1997-09-16 | 2004-05-20 | Semiconductor device including a wiring board with a three-dimensional wiring pattern |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/337,879 Division US6756663B2 (en) | 1997-09-16 | 2003-01-08 | Semiconductor device including wiring board with three dimensional wiring pattern |
Publications (1)
Publication Number | Publication Date |
---|---|
US20040212075A1 true US20040212075A1 (en) | 2004-10-28 |
Family
ID=26539724
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/725,283 Expired - Lifetime US6525414B2 (en) | 1997-09-16 | 2000-11-29 | Semiconductor device including a wiring board and semiconductor elements mounted thereon |
US10/337,879 Expired - Lifetime US6756663B2 (en) | 1997-09-16 | 2003-01-08 | Semiconductor device including wiring board with three dimensional wiring pattern |
US10/849,191 Abandoned US20040212075A1 (en) | 1997-09-16 | 2004-05-20 | Semiconductor device including a wiring board with a three-dimensional wiring pattern |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/725,283 Expired - Lifetime US6525414B2 (en) | 1997-09-16 | 2000-11-29 | Semiconductor device including a wiring board and semiconductor elements mounted thereon |
US10/337,879 Expired - Lifetime US6756663B2 (en) | 1997-09-16 | 2003-01-08 | Semiconductor device including wiring board with three dimensional wiring pattern |
Country Status (1)
Country | Link |
---|---|
US (3) | US6525414B2 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060044735A1 (en) * | 2004-08-31 | 2006-03-02 | Nec Electronics Corporation | Package substrate for a semiconductor device, a fabrication method for same, and a semiconductor device |
US20080135278A1 (en) * | 2006-12-12 | 2008-06-12 | Fujitsu Limited | Printed board |
US20140117539A1 (en) * | 2012-10-29 | 2014-05-01 | Shinko Electric Industries Co., Ltd. | Wiring substrate, method for manufacturing wiring substrate, and semiconductor package |
US20150325508A1 (en) * | 2014-05-09 | 2015-11-12 | Siliconware Precision Industries Co., Ltd. | Semiconductor package and fabrication method thereof and carrier structure |
US11616089B2 (en) | 2010-06-02 | 2023-03-28 | Sony Corporation | Semiconductor device, solid-state imaging device, and camera system |
Families Citing this family (125)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6468891B2 (en) * | 2000-02-24 | 2002-10-22 | Micron Technology, Inc. | Stereolithographically fabricated conductive elements, semiconductor device components and assemblies including such conductive elements, and methods |
US7247932B1 (en) * | 2000-05-19 | 2007-07-24 | Megica Corporation | Chip package with capacitor |
JP4505983B2 (en) * | 2000-12-01 | 2010-07-21 | 日本電気株式会社 | Semiconductor device |
DE10139085A1 (en) * | 2001-08-16 | 2003-05-22 | Infineon Technologies Ag | Printed circuit board system, method for operating a printed circuit board system, printed circuit board device and its use, and semiconductor device and its use |
US6979894B1 (en) * | 2001-09-27 | 2005-12-27 | Marvell International Ltd. | Integrated chip package having intermediate substrate |
JP3615727B2 (en) * | 2001-10-31 | 2005-02-02 | 新光電気工業株式会社 | Package for semiconductor devices |
JP2003298232A (en) * | 2002-04-02 | 2003-10-17 | Sony Corp | Multilayer wiring board and method of manufacturing the same |
JP3529050B2 (en) * | 2002-07-12 | 2004-05-24 | 沖電気工業株式会社 | Method for manufacturing semiconductor device |
JP4221238B2 (en) * | 2002-09-26 | 2009-02-12 | エルピーダメモリ株式会社 | Memory module |
JP2004184797A (en) * | 2002-12-05 | 2004-07-02 | Seiko Epson Corp | Electronic device, its manufacturing method and electronic equipment |
JP4150604B2 (en) * | 2003-01-29 | 2008-09-17 | 日立マクセル株式会社 | Semiconductor device |
JP4137659B2 (en) * | 2003-02-13 | 2008-08-20 | 新光電気工業株式会社 | Electronic component mounting structure and manufacturing method thereof |
TWI227099B (en) * | 2003-03-31 | 2005-01-21 | Siliconware Precision Industries Co Ltd | Chip carrier for testing electric performance of passive components and method for testing same |
JP2004356569A (en) * | 2003-05-30 | 2004-12-16 | Shinko Electric Ind Co Ltd | Package for semiconductor device |
EP1636842B1 (en) * | 2003-06-03 | 2011-08-17 | Casio Computer Co., Ltd. | Stackable semiconductor device and method of manufacturing the same |
US7547975B2 (en) * | 2003-07-30 | 2009-06-16 | Tdk Corporation | Module with embedded semiconductor IC and method of fabricating the module |
JP2005129752A (en) * | 2003-10-24 | 2005-05-19 | Seiko Epson Corp | Semiconductor device, its manufacturing method, circuit board and electronic appliance |
US7253517B2 (en) * | 2003-10-28 | 2007-08-07 | Raytheon Company | Method and apparatus for combining multiple integrated circuits |
TWI278048B (en) * | 2003-11-10 | 2007-04-01 | Casio Computer Co Ltd | Semiconductor device and its manufacturing method |
US6965170B2 (en) * | 2003-11-18 | 2005-11-15 | International Business Machines Corporation | High wireability microvia substrate |
JP2005158814A (en) * | 2003-11-20 | 2005-06-16 | Alps Electric Co Ltd | Electronic circuit unit |
JP4057520B2 (en) * | 2003-12-24 | 2008-03-05 | Tdk株式会社 | Electronic components |
JPWO2005078947A1 (en) * | 2004-02-13 | 2007-10-18 | 日本電気株式会社 | Digital radio equipment |
JP4580671B2 (en) * | 2004-03-29 | 2010-11-17 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
JP3925809B2 (en) * | 2004-03-31 | 2007-06-06 | カシオ計算機株式会社 | Semiconductor device and manufacturing method thereof |
KR20060000106A (en) * | 2004-06-28 | 2006-01-06 | 삼성전자주식회사 | Printed circuit board with enhanced binding of outmost resin layers, method of manufacturing the pcb, a semiconductor package comprising the pcb and method of manufacturing the semiconductor package |
WO2006023696A2 (en) * | 2004-08-19 | 2006-03-02 | Microfabrica, Inc. | Integrated circuit packaging using electrochemically fabricated |
JP4058642B2 (en) * | 2004-08-23 | 2008-03-12 | セイコーエプソン株式会社 | Semiconductor device |
TW200618705A (en) * | 2004-09-16 | 2006-06-01 | Tdk Corp | Multilayer substrate and manufacturing method thereof |
WO2006052616A1 (en) | 2004-11-03 | 2006-05-18 | Tessera, Inc. | Stacked packaging improvements |
JP2006210851A (en) * | 2005-01-31 | 2006-08-10 | Toshiba Corp | Circuit board |
TWI249831B (en) * | 2005-02-21 | 2006-02-21 | Touch Micro System Tech | Chip type micro connector and method of packaging the sane |
JP4615388B2 (en) * | 2005-07-25 | 2011-01-19 | Okiセミコンダクタ株式会社 | Semiconductor package and manufacturing method thereof |
US7767543B2 (en) * | 2005-09-06 | 2010-08-03 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing a micro-electro-mechanical device with a folded substrate |
JP4535002B2 (en) | 2005-09-28 | 2010-09-01 | Tdk株式会社 | Semiconductor IC-embedded substrate and manufacturing method thereof |
US7713471B2 (en) * | 2005-10-31 | 2010-05-11 | Codman Neuro Sciences Sarl | System for protecting circuitry in high-temperature environments |
US8058101B2 (en) | 2005-12-23 | 2011-11-15 | Tessera, Inc. | Microelectronic packages and methods therefor |
JP4559993B2 (en) * | 2006-03-29 | 2010-10-13 | 株式会社東芝 | Manufacturing method of semiconductor device |
US20070246821A1 (en) * | 2006-04-20 | 2007-10-25 | Lu Szu W | Utra-thin substrate package technology |
US7804177B2 (en) | 2006-07-26 | 2010-09-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Silicon-based thin substrate and packaging schemes |
US8525817B2 (en) * | 2006-12-06 | 2013-09-03 | Pervasive Display Co., Ltd. | Pixel array module and flat display apparatus |
CN101212864B (en) * | 2006-12-29 | 2010-12-15 | 巨擘科技股份有限公司 | Inter-connecting structure between multi-layer base board and producing method |
US8648263B2 (en) * | 2007-05-17 | 2014-02-11 | Ibiden Co., Ltd. | Wiring board and method of manufacturing wiring board |
US20090091039A1 (en) * | 2007-10-03 | 2009-04-09 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device, method of manufacturing the same, and semiconductor substrate |
EP2259666A4 (en) * | 2008-03-27 | 2011-09-07 | Ibiden Co Ltd | Circuit board having built-in electronic parts and its manufacturing method |
TWI362732B (en) * | 2008-04-07 | 2012-04-21 | Nanya Technology Corp | Multi-chip stack package |
US8399983B1 (en) * | 2008-12-11 | 2013-03-19 | Xilinx, Inc. | Semiconductor assembly with integrated circuit and companion device |
US20100314730A1 (en) * | 2009-06-16 | 2010-12-16 | Broadcom Corporation | Stacked hybrid interposer through silicon via (TSV) package |
JP5509724B2 (en) * | 2009-08-20 | 2014-06-04 | 富士通株式会社 | Multi-chip module manufacturing method |
JP2011047782A (en) * | 2009-08-27 | 2011-03-10 | Tokyo Electron Ltd | Method for evaluating semiconductor device |
JP2011071322A (en) * | 2009-09-25 | 2011-04-07 | Renesas Electronics Corp | Electronic device |
US9999129B2 (en) * | 2009-11-12 | 2018-06-12 | Intel Corporation | Microelectronic device and method of manufacturing same |
US8482111B2 (en) | 2010-07-19 | 2013-07-09 | Tessera, Inc. | Stackable molded microelectronic packages |
KR101128063B1 (en) | 2011-05-03 | 2012-04-23 | 테세라, 인코포레이티드 | Package-on-package assembly with wire bonds to encapsulation surface |
US9117811B2 (en) | 2011-06-13 | 2015-08-25 | Tessera, Inc. | Flip chip assembly and process with sintering material on metal bumps |
FR2976720A1 (en) * | 2011-06-15 | 2012-12-21 | St Microelectronics Sa | METHOD FOR ELECTRICAL CONNECTION BETWEEN ELEMENTS OF A THREE DIMENSIONAL INTEGRATED STRUCTURE, AND CORRESPONDING DEVICE |
US8513817B2 (en) | 2011-07-12 | 2013-08-20 | Invensas Corporation | Memory module in a package |
US8502390B2 (en) | 2011-07-12 | 2013-08-06 | Tessera, Inc. | De-skewed multi-die packages |
US8823165B2 (en) | 2011-07-12 | 2014-09-02 | Invensas Corporation | Memory module in a package |
US8659139B2 (en) | 2011-10-03 | 2014-02-25 | Invensas Corporation | Stub minimization using duplicate sets of signal terminals in assemblies without wirebonds to package substrate |
US8441111B2 (en) | 2011-10-03 | 2013-05-14 | Invensas Corporation | Stub minimization for multi-die wirebond assemblies with parallel windows |
US8659143B2 (en) | 2011-10-03 | 2014-02-25 | Invensas Corporation | Stub minimization for wirebond assemblies without windows |
US8436457B2 (en) | 2011-10-03 | 2013-05-07 | Invensas Corporation | Stub minimization for multi-die wirebond assemblies with parallel windows |
TWI501254B (en) | 2011-10-03 | 2015-09-21 | Invensas Corp | Stub minimization for multi-die wirebond assemblies with orthogonal windows |
TWI515864B (en) | 2011-10-03 | 2016-01-01 | 英帆薩斯公司 | Stub minimization with terminal grids offset from center of package |
US8525327B2 (en) * | 2011-10-03 | 2013-09-03 | Invensas Corporation | Stub minimization for assemblies without wirebonds to package substrate |
KR101894823B1 (en) | 2011-10-03 | 2018-09-04 | 인벤사스 코포레이션 | Stub minimization for multi-die wirebond assemblies with parallel windows |
US8513813B2 (en) | 2011-10-03 | 2013-08-20 | Invensas Corporation | Stub minimization using duplicate sets of terminals for wirebond assemblies without windows |
US8404520B1 (en) | 2011-10-17 | 2013-03-26 | Invensas Corporation | Package-on-package assembly with wire bond vias |
JP2013120838A (en) * | 2011-12-07 | 2013-06-17 | Elpida Memory Inc | Semiconductor device and semiconductor chip |
US8946757B2 (en) | 2012-02-17 | 2015-02-03 | Invensas Corporation | Heat spreading substrate with embedded interconnects |
US8372741B1 (en) | 2012-02-24 | 2013-02-12 | Invensas Corporation | Method for package-on-package assembly with wire bonds to encapsulation surface |
JP5973190B2 (en) * | 2012-03-06 | 2016-08-23 | タイコエレクトロニクスジャパン合同会社 | Three-dimensional laminated wiring board |
US20130277855A1 (en) * | 2012-04-24 | 2013-10-24 | Terry (Teckgyu) Kang | High density 3d package |
US8835228B2 (en) | 2012-05-22 | 2014-09-16 | Invensas Corporation | Substrate-less stackable package with wire-bond interconnect |
US9391008B2 (en) | 2012-07-31 | 2016-07-12 | Invensas Corporation | Reconstituted wafer-level package DRAM |
US9502390B2 (en) | 2012-08-03 | 2016-11-22 | Invensas Corporation | BVA interposer |
US8787034B2 (en) | 2012-08-27 | 2014-07-22 | Invensas Corporation | Co-support system and microelectronic assembly |
US9368477B2 (en) | 2012-08-27 | 2016-06-14 | Invensas Corporation | Co-support circuit panel and microelectronic packages |
US8848392B2 (en) | 2012-08-27 | 2014-09-30 | Invensas Corporation | Co-support module and microelectronic assembly |
US8848391B2 (en) | 2012-08-27 | 2014-09-30 | Invensas Corporation | Co-support component and microelectronic assembly |
US8878353B2 (en) | 2012-12-20 | 2014-11-04 | Invensas Corporation | Structure for microelectronic packaging with bond elements to encapsulation surface |
US9136254B2 (en) | 2013-02-01 | 2015-09-15 | Invensas Corporation | Microelectronic package having wire bond vias and stiffening layer |
JP2014165210A (en) * | 2013-02-21 | 2014-09-08 | Fujitsu Component Ltd | Module substrate |
CN203225947U (en) * | 2013-03-28 | 2013-10-02 | 富士康(昆山)电脑接插件有限公司 | Printed circuit board assembly |
US9070423B2 (en) | 2013-06-11 | 2015-06-30 | Invensas Corporation | Single package dual channel memory with co-support |
US9167710B2 (en) | 2013-08-07 | 2015-10-20 | Invensas Corporation | Embedded packaging with preformed vias |
US9685365B2 (en) | 2013-08-08 | 2017-06-20 | Invensas Corporation | Method of forming a wire bond having a free end |
US20150076714A1 (en) | 2013-09-16 | 2015-03-19 | Invensas Corporation | Microelectronic element with bond elements to encapsulation surface |
US9123555B2 (en) | 2013-10-25 | 2015-09-01 | Invensas Corporation | Co-support for XFD packaging |
US9379074B2 (en) | 2013-11-22 | 2016-06-28 | Invensas Corporation | Die stacks with one or more bond via arrays of wire bond wires and with one or more arrays of bump interconnects |
US9263394B2 (en) | 2013-11-22 | 2016-02-16 | Invensas Corporation | Multiple bond via arrays of different wire heights on a same substrate |
US9583456B2 (en) | 2013-11-22 | 2017-02-28 | Invensas Corporation | Multiple bond via arrays of different wire heights on a same substrate |
US9443758B2 (en) * | 2013-12-11 | 2016-09-13 | Taiwan Semiconductor Manufacturing Co., Ltd. | Connecting techniques for stacked CMOS devices |
US9583411B2 (en) | 2014-01-17 | 2017-02-28 | Invensas Corporation | Fine pitch BVA using reconstituted wafer with area array accessible for testing |
US10381326B2 (en) | 2014-05-28 | 2019-08-13 | Invensas Corporation | Structure and method for integrated circuits packaging with increased density |
US9281296B2 (en) | 2014-07-31 | 2016-03-08 | Invensas Corporation | Die stacking techniques in BGA memory package for small footprint CPU and memory motherboard design |
US9691437B2 (en) | 2014-09-25 | 2017-06-27 | Invensas Corporation | Compact microelectronic assembly having reduced spacing between controller and memory packages |
US9735084B2 (en) | 2014-12-11 | 2017-08-15 | Invensas Corporation | Bond via array for thermal conductivity |
US9888579B2 (en) | 2015-03-05 | 2018-02-06 | Invensas Corporation | Pressing of wire bond wire tips to provide bent-over tips |
US9502372B1 (en) | 2015-04-30 | 2016-11-22 | Invensas Corporation | Wafer-level packaging using wire bond wires in place of a redistribution layer |
US9761554B2 (en) | 2015-05-07 | 2017-09-12 | Invensas Corporation | Ball bonding metal wire bond wires to metal pads |
TWI570842B (en) * | 2015-07-03 | 2017-02-11 | 矽品精密工業股份有限公司 | Electronic package and method for fabricating the same |
US9490222B1 (en) | 2015-10-12 | 2016-11-08 | Invensas Corporation | Wire bond wires for interference shielding |
US10490528B2 (en) | 2015-10-12 | 2019-11-26 | Invensas Corporation | Embedded wire bond wires |
US10332854B2 (en) | 2015-10-23 | 2019-06-25 | Invensas Corporation | Anchoring structure of fine pitch bva |
US10181457B2 (en) | 2015-10-26 | 2019-01-15 | Invensas Corporation | Microelectronic package for wafer-level chip scale packaging with fan-out |
US9484080B1 (en) | 2015-11-09 | 2016-11-01 | Invensas Corporation | High-bandwidth memory application with controlled impedance loading |
US10043779B2 (en) | 2015-11-17 | 2018-08-07 | Invensas Corporation | Packaged microelectronic device for a package-on-package device |
US9659848B1 (en) | 2015-11-18 | 2017-05-23 | Invensas Corporation | Stiffened wires for offset BVA |
US10941924B2 (en) | 2015-12-15 | 2021-03-09 | Wangs Alliance Corporation | LED lighting methods and apparatus |
US11686459B2 (en) | 2015-12-15 | 2023-06-27 | Wangs Alliance Corporation | LED lighting methods and apparatus |
US9784440B2 (en) | 2015-12-15 | 2017-10-10 | Wangs Alliance Corporation | LED lighting methods and apparatus |
US9984992B2 (en) | 2015-12-30 | 2018-05-29 | Invensas Corporation | Embedded wire bond wires for vertical integration with separate surface mount and wire bond mounting surfaces |
US9679613B1 (en) | 2016-05-06 | 2017-06-13 | Invensas Corporation | TFD I/O partition for high-speed, high-density applications |
US9935075B2 (en) | 2016-07-29 | 2018-04-03 | Invensas Corporation | Wire bonding method and apparatus for electromagnetic interference shielding |
US10299368B2 (en) | 2016-12-21 | 2019-05-21 | Invensas Corporation | Surface integrated waveguides and circuit structures therefor |
US11812525B2 (en) | 2017-06-27 | 2023-11-07 | Wangs Alliance Corporation | Methods and apparatus for controlling the current supplied to light emitting diodes |
US10475767B2 (en) | 2018-01-04 | 2019-11-12 | Kabushiki Kaisha Toshiba | Electronic device |
WO2020010593A1 (en) * | 2018-07-12 | 2020-01-16 | Shenzhen Xpectvision Technology Co., Ltd. | Methods of making a radiation detector |
CN110985903B (en) | 2019-12-31 | 2020-08-14 | 江苏舒适照明有限公司 | Lamp module |
US11598517B2 (en) | 2019-12-31 | 2023-03-07 | Lumien Enterprise, Inc. | Electronic module group |
CN111503556B (en) | 2020-04-23 | 2020-11-27 | 江苏舒适照明有限公司 | Spotlight structure |
US11812532B2 (en) | 2021-05-27 | 2023-11-07 | Wangs Alliance Corporation | Multiplexed segmented lighting lamina |
US11802682B1 (en) | 2022-08-29 | 2023-10-31 | Wangs Alliance Corporation | Modular articulating lighting |
Citations (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4882657A (en) * | 1988-04-06 | 1989-11-21 | Ici Array Technology, Inc. | Pin grid array assembly |
US5191404A (en) * | 1989-12-20 | 1993-03-02 | Digital Equipment Corporation | High density memory array packaging |
US5239198A (en) * | 1989-09-06 | 1993-08-24 | Motorola, Inc. | Overmolded semiconductor device having solder ball and edge lead connective structure |
US5438224A (en) * | 1992-04-23 | 1995-08-01 | Motorola, Inc. | Integrated circuit package having a face-to-face IC chip arrangement |
US5784264A (en) * | 1994-11-28 | 1998-07-21 | Nec Corporation | MCM (Multi Chip Module) carrier with external connection teminals BGA (Ball Grid Array) type matrix array form |
US5886408A (en) * | 1994-09-08 | 1999-03-23 | Fujitsu Limited | Multi-chip semiconductor device |
US5936843A (en) * | 1997-10-14 | 1999-08-10 | Fujitsu Limited | Printed wiring board with mounted circuit element using a terminal density conversion board |
US5994166A (en) * | 1997-03-10 | 1999-11-30 | Micron Technology, Inc. | Method of constructing stacked packages |
US6137164A (en) * | 1998-03-16 | 2000-10-24 | Texas Instruments Incorporated | Thin stacked integrated circuit device |
US6160718A (en) * | 1998-12-08 | 2000-12-12 | Viking Components | Multi-chip package with stacked chips and interconnect bumps |
US6262488B1 (en) * | 1987-06-24 | 2001-07-17 | Hitachi Ltd. | Semiconductor memory module having double-sided memory chip layout |
US6366467B1 (en) * | 2000-03-31 | 2002-04-02 | Intel Corporation | Dual-socket interposer and method of fabrication therefor |
US20020053728A1 (en) * | 2000-06-21 | 2002-05-09 | Isaak Harlan R. | Panel stacking of BGA devices to form three-dimensional modules |
US6424034B1 (en) * | 1998-08-31 | 2002-07-23 | Micron Technology, Inc. | High performance packaging for microprocessors and DRAM chips which minimizes timing skews |
US6528871B1 (en) * | 1999-07-27 | 2003-03-04 | Mitsubishi Denki Kabushiki Kaisha | Structure and method for mounting semiconductor devices |
US6535398B1 (en) * | 2000-03-07 | 2003-03-18 | Fujitsu Limited | Multichip module substrates with buried discrete capacitors and components and methods for making |
US6618267B1 (en) * | 1998-09-22 | 2003-09-09 | International Business Machines Corporation | Multi-level electronic package and method for making same |
US6734539B2 (en) * | 2000-12-27 | 2004-05-11 | Lucent Technologies Inc. | Stacked module package |
US6768208B2 (en) * | 2000-05-19 | 2004-07-27 | Megic Corporation | Multiple chips bonded to packaging structure with low noise and multiple selectable functions |
US6777794B2 (en) * | 2001-01-04 | 2004-08-17 | Renesas Technology Corp. | Circuit mounting method, circuit mounted board, and semiconductor device |
US6821802B2 (en) * | 1998-08-31 | 2004-11-23 | Micron Technology, Inc. | Silicon interposer with optical connections |
US6900529B2 (en) * | 2000-03-13 | 2005-05-31 | Legacy Electronics, Inc. | Electronic module having a three dimensional array of carrier-mounted integrated circuit packages |
Family Cites Families (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4514042A (en) * | 1981-09-30 | 1985-04-30 | Sharp Kabushiki Kaisha | Thin structure of display panel |
JPS63291498A (en) * | 1987-05-25 | 1988-11-29 | Toshiba Corp | Manufacture of multilayer interconnection circuit board |
JPH02177449A (en) | 1988-12-28 | 1990-07-10 | Konica Corp | Mounting structure of integrated circuit device |
JPH03262195A (en) * | 1990-03-12 | 1991-11-21 | Sharp Corp | Manufacture of composite multilayer printed wiring board |
JPH05243330A (en) | 1992-02-28 | 1993-09-21 | Nippondenso Co Ltd | Connecting structure for multilayer interconnection substrate with flip chip ic |
JP2601128B2 (en) | 1992-05-06 | 1997-04-16 | 松下電器産業株式会社 | Method of manufacturing circuit forming substrate and circuit forming substrate |
JPH0669279A (en) | 1992-08-18 | 1994-03-11 | Nippon Steel Corp | Mounting structure for semiconductor device |
JPH0727925A (en) | 1993-07-08 | 1995-01-31 | Fujitsu Ltd | Optical fiber taking up device |
US5477082A (en) | 1994-01-11 | 1995-12-19 | Exponential Technology, Inc. | Bi-planar multi-chip module |
US5448511A (en) | 1994-06-01 | 1995-09-05 | Storage Technology Corporation | Memory stack with an integrated interconnect and mounting structure |
JPH0817867A (en) | 1994-07-04 | 1996-01-19 | Sony Corp | Wiring board |
US5567654A (en) | 1994-09-28 | 1996-10-22 | International Business Machines Corporation | Method and workpiece for connecting a thin layer to a monolithic electronic module's surface and associated module packaging |
JPH08124965A (en) | 1994-10-27 | 1996-05-17 | Oki Electric Ind Co Ltd | Method of connecting semiconductor chip to multilayer wiring board |
US5646446A (en) | 1995-12-22 | 1997-07-08 | Fairchild Space And Defense Corporation | Three-dimensional flexible assembly of integrated circuits |
JP3490601B2 (en) | 1997-05-19 | 2004-01-26 | 日東電工株式会社 | Film carrier and laminated mounting body using the same |
US6208521B1 (en) * | 1997-05-19 | 2001-03-27 | Nitto Denko Corporation | Film carrier and laminate type mounting structure using same |
JP3490303B2 (en) | 1997-09-16 | 2004-01-26 | 松下電器産業株式会社 | Semiconductor device package |
-
2000
- 2000-11-29 US US09/725,283 patent/US6525414B2/en not_active Expired - Lifetime
-
2003
- 2003-01-08 US US10/337,879 patent/US6756663B2/en not_active Expired - Lifetime
-
2004
- 2004-05-20 US US10/849,191 patent/US20040212075A1/en not_active Abandoned
Patent Citations (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6262488B1 (en) * | 1987-06-24 | 2001-07-17 | Hitachi Ltd. | Semiconductor memory module having double-sided memory chip layout |
US4882657A (en) * | 1988-04-06 | 1989-11-21 | Ici Array Technology, Inc. | Pin grid array assembly |
US5239198A (en) * | 1989-09-06 | 1993-08-24 | Motorola, Inc. | Overmolded semiconductor device having solder ball and edge lead connective structure |
US5191404A (en) * | 1989-12-20 | 1993-03-02 | Digital Equipment Corporation | High density memory array packaging |
US5438224A (en) * | 1992-04-23 | 1995-08-01 | Motorola, Inc. | Integrated circuit package having a face-to-face IC chip arrangement |
US5886408A (en) * | 1994-09-08 | 1999-03-23 | Fujitsu Limited | Multi-chip semiconductor device |
US5784264A (en) * | 1994-11-28 | 1998-07-21 | Nec Corporation | MCM (Multi Chip Module) carrier with external connection teminals BGA (Ball Grid Array) type matrix array form |
US5994166A (en) * | 1997-03-10 | 1999-11-30 | Micron Technology, Inc. | Method of constructing stacked packages |
US5936843A (en) * | 1997-10-14 | 1999-08-10 | Fujitsu Limited | Printed wiring board with mounted circuit element using a terminal density conversion board |
US6137164A (en) * | 1998-03-16 | 2000-10-24 | Texas Instruments Incorporated | Thin stacked integrated circuit device |
US6821802B2 (en) * | 1998-08-31 | 2004-11-23 | Micron Technology, Inc. | Silicon interposer with optical connections |
US6424034B1 (en) * | 1998-08-31 | 2002-07-23 | Micron Technology, Inc. | High performance packaging for microprocessors and DRAM chips which minimizes timing skews |
US6618267B1 (en) * | 1998-09-22 | 2003-09-09 | International Business Machines Corporation | Multi-level electronic package and method for making same |
US6160718A (en) * | 1998-12-08 | 2000-12-12 | Viking Components | Multi-chip package with stacked chips and interconnect bumps |
US6528871B1 (en) * | 1999-07-27 | 2003-03-04 | Mitsubishi Denki Kabushiki Kaisha | Structure and method for mounting semiconductor devices |
US6535398B1 (en) * | 2000-03-07 | 2003-03-18 | Fujitsu Limited | Multichip module substrates with buried discrete capacitors and components and methods for making |
US6900529B2 (en) * | 2000-03-13 | 2005-05-31 | Legacy Electronics, Inc. | Electronic module having a three dimensional array of carrier-mounted integrated circuit packages |
US6366467B1 (en) * | 2000-03-31 | 2002-04-02 | Intel Corporation | Dual-socket interposer and method of fabrication therefor |
US6768208B2 (en) * | 2000-05-19 | 2004-07-27 | Megic Corporation | Multiple chips bonded to packaging structure with low noise and multiple selectable functions |
US20020053728A1 (en) * | 2000-06-21 | 2002-05-09 | Isaak Harlan R. | Panel stacking of BGA devices to form three-dimensional modules |
US6734539B2 (en) * | 2000-12-27 | 2004-05-11 | Lucent Technologies Inc. | Stacked module package |
US6777794B2 (en) * | 2001-01-04 | 2004-08-17 | Renesas Technology Corp. | Circuit mounting method, circuit mounted board, and semiconductor device |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060044735A1 (en) * | 2004-08-31 | 2006-03-02 | Nec Electronics Corporation | Package substrate for a semiconductor device, a fabrication method for same, and a semiconductor device |
US7378745B2 (en) * | 2004-08-31 | 2008-05-27 | Nec Electronics Corporation | Package substrate for a semiconductor device having thermoplastic resin layers and conductive patterns |
US20080135278A1 (en) * | 2006-12-12 | 2008-06-12 | Fujitsu Limited | Printed board |
US11616089B2 (en) | 2010-06-02 | 2023-03-28 | Sony Corporation | Semiconductor device, solid-state imaging device, and camera system |
US20140117539A1 (en) * | 2012-10-29 | 2014-05-01 | Shinko Electric Industries Co., Ltd. | Wiring substrate, method for manufacturing wiring substrate, and semiconductor package |
US9202781B2 (en) * | 2012-10-29 | 2015-12-01 | Shinko Electric Industries Co., Ltd. | Wiring substrate, method for manufacturing wiring substrate, and semiconductor package |
US20150325508A1 (en) * | 2014-05-09 | 2015-11-12 | Siliconware Precision Industries Co., Ltd. | Semiconductor package and fabrication method thereof and carrier structure |
US9548219B2 (en) * | 2014-05-09 | 2017-01-17 | Siliconware Precision Industries Co., Ltd. | Semiconductor package and fabrication method thereof and carrier structure |
Also Published As
Publication number | Publication date |
---|---|
US6525414B2 (en) | 2003-02-25 |
US6756663B2 (en) | 2004-06-29 |
US20010002727A1 (en) | 2001-06-07 |
US20030094685A1 (en) | 2003-05-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6756663B2 (en) | Semiconductor device including wiring board with three dimensional wiring pattern | |
US8154124B2 (en) | Semiconductor device having a chip-size package | |
US7365416B2 (en) | Multi-level semiconductor module and method for fabricating the same | |
US6905911B2 (en) | Semiconductor device, method for manufacturing an electronic equipment, electronic equipment, and portable information terminal | |
US5949142A (en) | Chip size package and method of manufacturing the same | |
JP2768650B2 (en) | Printed circuit board having solder ball mounting groove and ball grid array package using the same | |
US5412539A (en) | Multichip module with a mandrel-produced interconnecting decal | |
US8022524B2 (en) | Semiconductor device | |
JPH06295962A (en) | Electronic part mounting substrate and manufacture thereof as well as electronic part mounting device | |
KR20070045894A (en) | Stacked semiconductor module | |
WO2007086481A1 (en) | Electronic device package, module and electronic device | |
US6507118B1 (en) | Multi-metal layer circuit | |
JP2002217514A (en) | Multichip semiconductor device | |
JP3490303B2 (en) | Semiconductor device package | |
JPH07115151A (en) | Semiconductor device and manufacture thereof | |
US6844219B2 (en) | Semiconductor device and lead frame therefor | |
JPH04137692A (en) | Remodeling of printed board | |
EP0171783A2 (en) | Module board and module using the same and method of treating them | |
US20020041009A1 (en) | Transmission line assembly chip and a manufacturing method thereof in a multi-chip module | |
JPH08191128A (en) | Electronic device | |
JPH0645763A (en) | Printed wiring board | |
JP2003101186A (en) | Electronic component and electronic component cover | |
JP2003324180A (en) | Mounter for semiconductor device | |
JPH11111882A (en) | Bga type semiconductor device and wiring board for the device | |
JPH0697344A (en) | Board for mounting electronic component and production thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |