US20020185677A1 - Electronic power device integrated on a semiconductor material and related manufacturing process - Google Patents
Electronic power device integrated on a semiconductor material and related manufacturing process Download PDFInfo
- Publication number
- US20020185677A1 US20020185677A1 US10/202,076 US20207602A US2002185677A1 US 20020185677 A1 US20020185677 A1 US 20020185677A1 US 20207602 A US20207602 A US 20207602A US 2002185677 A1 US2002185677 A1 US 2002185677A1
- Authority
- US
- United States
- Prior art keywords
- buried
- epitaxial layer
- region
- power device
- conductivity type
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 13
- 239000000463 material Substances 0.000 title claims description 8
- 238000004519 manufacturing process Methods 0.000 title description 11
- 239000000758 substrate Substances 0.000 claims abstract description 8
- 238000002955 isolation Methods 0.000 claims description 11
- 229920002120 photoresistant polymer Polymers 0.000 description 16
- 238000000034 method Methods 0.000 description 13
- 150000002500 ions Chemical class 0.000 description 11
- 238000005468 ion implantation Methods 0.000 description 9
- 230000008569 process Effects 0.000 description 8
- 230000008021 deposition Effects 0.000 description 7
- 238000009792 diffusion process Methods 0.000 description 7
- 239000002019 doping agent Substances 0.000 description 6
- 239000007943 implant Substances 0.000 description 5
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 239000013078 crystal Substances 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 239000006185 dispersion Substances 0.000 description 1
- 230000008030 elimination Effects 0.000 description 1
- 238000003379 elimination reaction Methods 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 230000002123 temporal effect Effects 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0804—Emitter regions of bipolar transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
Definitions
- This invention relates to an electronic power device integrated on a semiconductor material.
- the invention further relates to a manufacturing process for an electronic power device.
- VIPower is a trade mark of STMICROELECTRONICS S.r.I. and means vertically intelligent power
- Smart power BCD type the isolation between a power portion and a control portion comprised in the power device is produced by the known technique of junction isolation.
- this technology makes use of an epitaxial growth split in two distinct moments of the process sequence which leads to the production of the device.
- first epitaxial layer and of a second epitaxial layer overlapping the first is in fact useful for producing buried areas, having an opposite conductivity sign compared to that of the epitaxial layer, which will form areas of isolation including the control portions of the power devices.
- This split epitaxial growth further allows the formation of buried areas having the same conductivity type as the epitaxial layer, but with different resistive values.
- An embodiment of this invention is an electronic power device integrated in a semiconductor material, with structural and functional features able to overcome the limitations and/or drawbacks previously indicated with respect to the prior art.
- the embodiment is directed to a process which allows for the production of improved electronic power devices, which in terms of electric performance and of space used, are better than the devices designed with the above mentioned known techniques.
- the method produces electronic power devices without having to use the double epitaxial growth and instead uses an ion implantation at high energy.
- FIGS. 1 to 9 show in temporal sequence the phases of the manufacturing process of a power device according to an embodiment of the invention.
- an electronic power device 1 comprises one power stage indicated with PT and one control stage indicated with CT.
- control stage CT includes a signal transistor T 1 of NPN type and a lateral signal transistor T 2 of PNP type.
- a substrate of semiconductor material 1 A is used, for example silicon, having a first conductivity type, in particular N++.
- An epitaxial layer 2 is grown on the substrate 1 A having the same conductivity type, in particular N (FIG. 1).
- the epitaxial layer 2 presents a concentration and a thickness which are suitably calibrated according to the class of voltage to which device 1 will have to operate.
- an oxide layer 3 is then formed on the epitaxial layer 2 .
- an ion implantation follows.
- the ion implantation is carried out with an energy comprised between 20 and 200 KeV and following diffusion of a dopant ions having a second conductivity type, in particular P, for creating surface contact areas 6 a , 6 b , 6 c , 6 d.
- the contact areas 6 a and 6 b form a surface contact base region of the power stage PT, whilst the surface contact areas 6 c and 6 d form a portion of surface contact of an isolation region IS which surrounds the control stage CT (FIG. 9).
- a deposition of a first thin photoresist film 7 is performed and is followed by the removal of portions of the first pre-implant oxide layer 5 and of portions of oxide layer 3 not covered by the first thin photoresist film 7 (FIG. 4).
- a second pre-implant oxide layer 9 is then grown (FIG. 5).
- a second thin photoresist film 10 is then foreseen, followed by an ion implantation carried out at an energy comprised between 20 and 200 KeV and following diffusion of a dopant ions having a first conductivity type, in particular N+, in order to produce surface contact areas 11 a , 11 b , and 11 c.
- the area 11 a creates a surface contact emitter region of the power stage PT, whilst the 11 b and 11 c areas form a surface contact area including a surface contact collector region of the signal transistor T 1 and an area of a surface contact base region of the lateral signal transistor T 2 .
- the deposition of a first thick photoresist film 12 having a thickness of about 6 ⁇ m is carried out, followed by an ion implantation at high energy greater than 3000 KeV and in doses of around 1013-1014 ion/cm2 and by a following diffusion of a dopant ions having a second type of conductivity type, in particular P, in the portions of epitaxial layer 2 not protected by the thick photoresist film 12 , to form buried areas 13 a and 13 b at a depth of about 6 ⁇ m from an upper surface 20 of the epitaxial layer 2 (FIG. 6).
- the buried area 13 a adjoining the surface contact base region completes a base region B of the power stage PT, having a preferably annular form as seen from the upper surface 20 of the device 1 .
- the buried area 13 b adjoining the portion of surface contact completes the isolation region IS and also preferably has an annular form.
- the deposition of a second thick photoresist film 14 then follows, with a thickness of 6 ⁇ m, followed by a further ion implantation of high energy greater than 3000 KeV and in doses of around 1014-1015 ions/cm2 and by a following diffusion of a dopant ions having a first conductivity type, in particular N+, in the portions of epitaxial layer 2 not protected by the second thick photoresist film 14 , for the formation of buried areas 15 a and 15 b at low resistivity and at a depth of around 3-4 ⁇ m from the surface 20 (FIG. 7).
- the buried areas 15 a and 15 b lay in part above respectively the buried areas 13 a and 13 b.
- the buried area 15 a adjoining the emitter surface region 11 a forms an emitter region E, preferably of annular form, of the power stage PT, while the buried area 15 b adjoining the surface contact area ( 11 a , 11 b ) forms an area (CT 1 , BT 2 ), also preferably of annular form, including a collector region CT 1 of the signal transistor T 1 and an extrinsic base region BT 2 of the lateral signal transistor T 2 .
- the annular emitter region E is enclosed in the annular base region B, whilst the annular area (CT 1 , BT 2 ) is enclosed in the isolation region IS.
- an ion implantation is carried out with an energy comprised between 20 and 200 KeV and with a following diffusion of a dopant ions having a second conductivity type, in particular P, in the portions of epitaxial layer 2 not protected by the third thin photoresist film 16 , to form an area (BT 1 , ET 2 , CT 2 ), enclosed in the annular area (CT 1 , BT 2 ), and including a base region BT 1 of the signal transistor T 1 and emitter ET 2 and collector CT 2 regions of the lateral signal transistor T 2 (FIG. 8).
- a further ion implantation is carried out with energy comprised between 20 and 200 KeV and with a following diffusion of a dopant ions having a first conductivity type, in particular N, in the portions of epitaxial layer 2 not protected by the thin photoresist film 17 , to form an emitter region ET 1 of the signal transistor T 1 (FIG. 9).
- the electronic power device 1 not needing a double epitaxial layer in order to be produced, leads to the elimination of all the drawbacks connected to the presence of this double layer (non-uniformity of thickness and resistivity in and between the slices of semiconductor material, difficulty in aligning the areas produced in the upper epitaxial layer as compared to those in the lower epitaxial layer).
- the process for the production of the device 1 is therefore carried out in an extremely shorter working time, in that the use of ion implants at high energy allow for drastically reduced diffusion times.
- the process according to the invention allows for, in equal applications, electrical components having better features than those offered by prior art components (for example: transition frequency in the 109-1010 Hz field for control transistors of the NPN type, vertical power transistors of the NPN type with higher commutating speeds and/or with larger SOA (Safe Operating Areas).
- electrical components having better features than those offered by prior art components (for example: transition frequency in the 109-1010 Hz field for control transistors of the NPN type, vertical power transistors of the NPN type with higher commutating speeds and/or with larger SOA (Safe Operating Areas).
Abstract
An electronic power device is integrated on a semiconductor substrate having a first conductivity type, on which an epitaxial layer of the same conductivity type is grown. The power device comprises a power stage and a control stage, this latter enclosed in an isolated region having a second conductivity type. The power stage comprises a first buried area having the second conductivity type and a second buried area, partially overlapping the first buried area and having the first conductivity type. The control stage comprises a third buried area, having the second conductivity type, and a fourth buried area, partially overlapped to the third buried area and having the first conductivity type. Said first, second, third and fourth buried areas are formed in the epitaxial layers at a depth sufficient to allow the power stage and the control stage to be entirely formed in the epitaxial layer.
Description
- This application is a divisional of U.S. patent application Ser. No. 09/238,693, filed Jan. 27, 1999, now pending, which application is incorporated herein by reference in its entirety.
- 1. Field of the Invention
- This invention relates to an electronic power device integrated on a semiconductor material.
- The invention further relates to a manufacturing process for an electronic power device.
- 2. Description of the Related Art
- As is known, in the conventional technology used in the production of integrated power devices, for example VIPower type technology (VIPower is a trade mark of STMICROELECTRONICS S.r.I. and means vertically intelligent power) or the Smart power BCD type, the isolation between a power portion and a control portion comprised in the power device is produced by the known technique of junction isolation.
- More particularly, this technology makes use of an epitaxial growth split in two distinct moments of the process sequence which leads to the production of the device.
- The presence of a first epitaxial layer and of a second epitaxial layer overlapping the first is in fact useful for producing buried areas, having an opposite conductivity sign compared to that of the epitaxial layer, which will form areas of isolation including the control portions of the power devices.
- This split epitaxial growth further allows the formation of buried areas having the same conductivity type as the epitaxial layer, but with different resistive values.
- Although this known technical solution is advantageous as far as certain aspects thereof are concerned, it nevertheless presents certain drawbacks such as:
- high production costs for the power device;
- high dispersion of resistivity and thickness values (sometimes greater than 10%) and non-uniformity in growth on the slice of semiconductor material on which the device is integrated;
- difficulty in alignment of the areas produced in the second epitaxial layer compared to those produced in the first epitaxial layer.
- An embodiment of this invention is an electronic power device integrated in a semiconductor material, with structural and functional features able to overcome the limitations and/or drawbacks previously indicated with respect to the prior art.
- The embodiment is directed to a process which allows for the production of improved electronic power devices, which in terms of electric performance and of space used, are better than the devices designed with the above mentioned known techniques.
- The method produces electronic power devices without having to use the double epitaxial growth and instead uses an ion implantation at high energy.
- The use of high energy ion implants does not lead to high costs in the processes of integration because the machinery used in manufacturing these is very productive, that is, the machinery is able to work a high number of slices of semiconductor material in a short time, and therefore is less expensive.
- The features and the advantages of the invention will become clear from the following description of an embodiment thereof, which is herein set as example for descriptive and non limiting purposes, with reference to the attached drawings.
- FIGS.1 to 9 show in temporal sequence the phases of the manufacturing process of a power device according to an embodiment of the invention.
- With reference to FIG. 9, an
electronic power device 1 according to an embodiment of the invention comprises one power stage indicated with PT and one control stage indicated with CT. - Still referring to FIG. 9 the control stage CT includes a signal transistor T1 of NPN type and a lateral signal transistor T2 of PNP type.
- For ease of exposure, the structure of
device 1 will now be described with reference to the process phases of its manufacture. - Generally, for the production of the device1 a substrate of
semiconductor material 1A is used, for example silicon, having a first conductivity type, in particular N++. - An
epitaxial layer 2 is grown on thesubstrate 1A having the same conductivity type, in particular N (FIG. 1). - It is as well to specify that the
epitaxial layer 2 presents a concentration and a thickness which are suitably calibrated according to the class of voltage to whichdevice 1 will have to operate. - Still referring to FIG. 1, an
oxide layer 3 is then formed on theepitaxial layer 2. - After the removal of portions4 of the oxide layer 3 (FIG. 2) and the growth of a first pre-implant oxide layer 5 (FIG. 3) on the corresponding portions of
epitaxial layer 2 left uncovered, an ion implantation follows. The ion implantation is carried out with an energy comprised between 20 and 200 KeV and following diffusion of a dopant ions having a second conductivity type, in particular P, for creatingsurface contact areas - More particularly, the
contact areas surface contact areas - A deposition of a first thin photoresist film7 is performed and is followed by the removal of portions of the first pre-implant oxide layer 5 and of portions of
oxide layer 3 not covered by the first thin photoresist film 7 (FIG. 4). - A second
pre-implant oxide layer 9 is then grown (FIG. 5). - The removal of the first thin photoresist film7 is then carried out.
- Still referring to FIG. 5, the deposition of a second thin
photoresist film 10 is then foreseen, followed by an ion implantation carried out at an energy comprised between 20 and 200 KeV and following diffusion of a dopant ions having a first conductivity type, in particular N+, in order to producesurface contact areas - More particularly, the
area 11 a creates a surface contact emitter region of the power stage PT, whilst the 11 b and 11 c areas form a surface contact area including a surface contact collector region of the signal transistor T1 and an area of a surface contact base region of the lateral signal transistor T2. - After the removal of the second thin
photoresist film 10, the deposition of a first thickphotoresist film 12 having a thickness of about 6 μm is carried out, followed by an ion implantation at high energy greater than 3000 KeV and in doses of around 1013-1014 ion/cm2 and by a following diffusion of a dopant ions having a second type of conductivity type, in particular P, in the portions ofepitaxial layer 2 not protected by the thickphotoresist film 12, to form buriedareas upper surface 20 of the epitaxial layer 2 (FIG. 6). - More particularly, still referring to FIG. 6, the buried
area 13 a adjoining the surface contact base region completes a base region B of the power stage PT, having a preferably annular form as seen from theupper surface 20 of thedevice 1. - Furthermore, the buried
area 13 b adjoining the portion of surface contact completes the isolation region IS and also preferably has an annular form. - After the removal of the first thick
photoresist film 12, the deposition of a second thickphotoresist film 14 then follows, with a thickness of 6 μm, followed by a further ion implantation of high energy greater than 3000 KeV and in doses of around 1014-1015 ions/cm2 and by a following diffusion of a dopant ions having a first conductivity type, in particular N+, in the portions ofepitaxial layer 2 not protected by the second thickphotoresist film 14, for the formation of buriedareas - The buried
areas areas - More particularly, the
buried area 15 a adjoining theemitter surface region 11 a forms an emitter region E, preferably of annular form, of the power stage PT, while the buriedarea 15 b adjoining the surface contact area (11 a, 11 b) forms an area (CT1, BT2), also preferably of annular form, including a collector region CT1 of the signal transistor T1 and an extrinsic base region BT2 of the lateral signal transistor T2. - The annular emitter region E is enclosed in the annular base region B, whilst the annular area (CT1, BT2) is enclosed in the isolation region IS.
- Subsequently, after the removal of the second thick
photoresist film 14 and the deposition of a third thinphotoresist film 16, an ion implantation is carried out with an energy comprised between 20 and 200 KeV and with a following diffusion of a dopant ions having a second conductivity type, in particular P, in the portions ofepitaxial layer 2 not protected by the third thinphotoresist film 16, to form an area (BT1, ET2, CT2), enclosed in the annular area (CT1, BT2), and including a base region BT1 of the signal transistor T1 and emitter ET2 and collector CT2 regions of the lateral signal transistor T2 (FIG. 8). - After the removal of the third thin
photoresist film 16 and the deposition of a fourth thinphotoresist film 17, a further ion implantation is carried out with energy comprised between 20 and 200 KeV and with a following diffusion of a dopant ions having a first conductivity type, in particular N, in the portions ofepitaxial layer 2 not protected by the thinphotoresist film 17, to form an emitter region ET1 of the signal transistor T1 (FIG. 9). - Finally, on the front surface of
device 1 which is covered by a silicon dioxide layer with known photolithographic techniques of deposition, metal strips are formed which when in contact with the surface areas form the electrodes of the device itself. - In conclusion, the
electronic power device 1, not needing a double epitaxial layer in order to be produced, leads to the elimination of all the drawbacks connected to the presence of this double layer (non-uniformity of thickness and resistivity in and between the slices of semiconductor material, difficulty in aligning the areas produced in the upper epitaxial layer as compared to those in the lower epitaxial layer). - Furthermore, the process for the production of the
device 1, is therefore carried out in an extremely shorter working time, in that the use of ion implants at high energy allow for drastically reduced diffusion times. - The above cited process further allows for electronic power devices with electrically active crystallographic defect density which is practically negligible compared to that one obtained by using the known technique described above.
- This improvement is actually due to the use of ion implantation at high energy which as is known causes damage (in any case totally recoverable) to the crystal only in the areas where the doping ion stops, whilst leaving the surface of the slice undamaged. Further, the process allows for the realization of electronic power devices with vertical and horizontal dimensions which are extremely reduced (for example a vertical control NPN transistor with the relative isolation area is produced in 5 μm thickness and has an overall dimension of ˜4×4 μm2 of active emitter area).
- Finally, the process according to the invention allows for, in equal applications, electrical components having better features than those offered by prior art components (for example: transition frequency in the 109-1010 Hz field for control transistors of the NPN type, vertical power transistors of the NPN type with higher commutating speeds and/or with larger SOA (Safe Operating Areas).
- From the foregoing it will be appreciated that, although specific embodiments of the invention have been described herein for purposes of illustration, various modifications may be made without deviating from the spirit and scope of the invention. Accordingly, the invention is not limited except as by the appended claims.
Claims (26)
1. An electronic power device integrated on a substrate of semiconductor material having a first conductivity type, on which an epitaxial layer, of the first conductivity type, is grown, said power device comprising: a power stage PT and a control stage CT, the latter enclosed in an isolation region having a second conductivity type, said power stage PT comprising a first buried area having the second conductivity type and a second buried area, partially overlapping the first buried area, and having the first conductivity type, said isolation region and said control stage CT comprising respectively a third buried area, having a second conductivity type, and a fourth buried area, partially overlapping the third buried area and having a first conductivity type, wherein said first, second third and fourth buried areas are formed in the epitaxial layer at a depth sufficient to allow the power stage PT and the control stage CT to be entirely formed in the epitaxial layer.
2. The power device according to claim 1 , wherein said first and third buried areas are placed at a depth of about 6 μm from an upper surface of the epitaxial layer.
3. The power device according to claim 2 , wherein said second and fourth buried areas are placed at a depth of about 3-4 μm from the upper surface of the epitaxial layer.
4. The power device of claim 1 , further comprising:
first, second, third, and fourth contact regions positioned in the epitaxial layer, the first and second contact regions extending from a surface of the epitaxial layer to contact opposite ends of the first buried area, and the third and fourth contact regions extending from the surface of the epitaxial layer to contact opposite ends of the third buried area.
5. The power device of claim 4 wherein the second buried area is positioned between the first and second contact regions and the fourth buried area is positioned between the third and fourth contact regions.
6. The power device of claim 1 , further comprising first and second contact regions extending from a surface of the epitaxial region to contact opposite ends of the fourth buried region.
7. The power device of claim 6 , further comprising a doped region of the second conductivity type positioned in the epitaxial layer and between the first and second contact regions.
8. The power device of claim 7 , further comprising a doped region of the first conductivity type positioned in the doped region of the second conductivity type.
9. The power device of claim 1 , wherein the power stage PT includes:
a surface contact region of the first conductivity type positioned in the epitaxial layer, wherein the second buried area is formed below and in contact with the surface contact region, thereby forming a vertical transistor in which the surface contact region and second buried area together form an emitter, the first buried area forms a base, and the epitaxial layer forms a collector.
10. The electronic power device of claim 1 wherein the first and second buried layers are annular and the third and fourth buried layers are formed in the annular first and second buried layers, respectively.
11. The electronic power device of claim 10 wherein the third and fourth buried layers are annular.
12. An electronic power device integrated on a semiconductor substrate, comprising:
an epitaxial layer formed on the semiconductor substrate;
first and second buried layers formed in the epitaxial layer at a first level, the first buried layer forming an isolation region for a control transistor and the second buried layer forming a control region of a power transistor;
third and fourth buried layers formed in the epitaxial layer at a second level, the third and fourth buried layers partially overlapping the first and second buried layers, respectively, the third buried layer forming a first conduction region of the control transistor and the fourth buried layer forming a conduction region of the power transistor; and
first and second surface contact regions formed in the epitaxial layer, the first surface contact region forming a control region of the control transistor and the second surface contact region forming a second conduction region of the control transistor.
13. The electronic power device of claim 12 wherein the first and second buried layers are annular and the third and fourth buried layers are formed in the annular first and second buried layers, respectively.
14. The electronic power device of claim 13 wherein the third and fourth buried layers are annular.
15. The electronic power device of claim 12 wherein the control transistor includes a vertical signal transistor and a lateral signal transistor.
16. The electronic power device of claim 15 wherein the third buried layer forms a first conduction region of the vertical signal transistor and a control region of the lateral signal transistor, the first contact region forms a control region of the vertical signal transistor and first and second conduction regions of the lateral signal transistor, and the second contact region forms a second conduction region of the vertical signal transistor.
17. The electronic power device of claim 12 wherein the first and second buried regions are formed at a depth of about 6 mm from an upper surface of the epitaxial layer and the third and fourth buried regions are formed at a depth of about 3-4 mm from the upper surface of the epitaxial layer.
18. An electronic power device integrated on a semiconductor substrate, comprising:
an epitaxial layer formed on the semiconductor substrate;
first and second buried layers formed in the epitaxial layer at a first level, the first buried layer forming an isolation region for a control transistor and the second buried layer forming a control region of a power transistor;
third and fourth buried layers formed in the epitaxial layer at a second level, the third and fourth buried layers partially overlapping the first and second buried layers, respectively, the third buried layer forming a first conduction region of the control transistor and the fourth buried layer forming a conduction region of the power transistor; and
a surface contact region positioned in the epitaxial layer, wherein the second buried area is formed below and in contact with the surface contact region, thereby forming a vertical transistor in which the surface contact region and second buried area together form an emitter, the first buried area forms a base, and the epitaxial layer forms a collector.
19. The power device of claim 18 , wherein said first and third buried areas are placed at a depth of about 6 μm from an upper surface of the epitaxial layer and said second and fourth buried areas are placed at a depth of about 3-4 μm from the upper surface of the epitaxial layer.
20. The power device of claim 18 , further comprising:
first, second, third, and fourth contact regions positioned in the epitaxial layer, the first and second contact regions extending from a surface of the epitaxial layer to contact opposite ends of the first buried area, and the third and fourth contact regions extending from the surface of the epitaxial layer to contact opposite ends of the third buried area.
21. The power device of claim 20 wherein the second buried area is positioned between the first and second contact regions and the fourth buried area is positioned between the third and fourth contact regions.
22. The power device of claim 18 , further comprising first and second contact regions extending from a surface of the epitaxial region to contact opposite ends of the fourth buried region.
23. The power device of claim 22 , further comprising a doped region of the second conductivity type positioned in the epitaxial layer and between the first and second contact regions.
24. The power device of claim 23 , further comprising a doped region of the first conductivity type positioned in the doped region of the second conductivity type.
25. The electronic power device of claim 18 wherein the first and second buried layers are annular and the third and fourth buried layers are formed in the annular first and second buried layers, respectively.
26. The electronic power device of claim 25 wherein the third and fourth buried layers are annular.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/202,076 US20020185677A1 (en) | 1998-01-30 | 2002-07-23 | Electronic power device integrated on a semiconductor material and related manufacturing process |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
ITMI98A000170 | 1998-01-30 | ||
IT98MI000170A IT1298516B1 (en) | 1998-01-30 | 1998-01-30 | ELECTRONIC POWER DEVICE INTEGRATED ON A SEMICONDUCTOR MATERIAL AND RELATED MANUFACTURING PROCESS |
US09/238,693 US6448125B1 (en) | 1998-01-30 | 1999-01-27 | Electronic power device integrated on a semiconductor material and related manufacturing process |
US10/202,076 US20020185677A1 (en) | 1998-01-30 | 2002-07-23 | Electronic power device integrated on a semiconductor material and related manufacturing process |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/238,693 Division US6448125B1 (en) | 1998-01-30 | 1999-01-27 | Electronic power device integrated on a semiconductor material and related manufacturing process |
Publications (1)
Publication Number | Publication Date |
---|---|
US20020185677A1 true US20020185677A1 (en) | 2002-12-12 |
Family
ID=11378757
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/238,693 Expired - Lifetime US6448125B1 (en) | 1998-01-30 | 1999-01-27 | Electronic power device integrated on a semiconductor material and related manufacturing process |
US10/202,076 Abandoned US20020185677A1 (en) | 1998-01-30 | 2002-07-23 | Electronic power device integrated on a semiconductor material and related manufacturing process |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/238,693 Expired - Lifetime US6448125B1 (en) | 1998-01-30 | 1999-01-27 | Electronic power device integrated on a semiconductor material and related manufacturing process |
Country Status (2)
Country | Link |
---|---|
US (2) | US6448125B1 (en) |
IT (1) | IT1298516B1 (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9024354B2 (en) * | 2013-08-06 | 2015-05-05 | Amazing Microelectronics Corp. | Silicon-controlled rectification device with high efficiency |
US9337106B2 (en) | 2013-12-30 | 2016-05-10 | Texas Instruments Incorporated | Implant profiling with resist |
Family Cites Families (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3473090A (en) * | 1967-06-30 | 1969-10-14 | Texas Instruments Inc | Integrated circuit having matched complementary transistors |
US4054899A (en) * | 1970-09-03 | 1977-10-18 | Texas Instruments Incorporated | Process for fabricating monolithic circuits having matched complementary transistors and product |
US3884732A (en) * | 1971-07-29 | 1975-05-20 | Ibm | Monolithic storage array and method of making |
DE2445480A1 (en) * | 1974-09-24 | 1976-04-01 | Ibm Deutschland | METHOD OF MANUFACTURING A POWER TRANSISTOR |
US4240846A (en) * | 1978-06-27 | 1980-12-23 | Harris Corporation | Method of fabricating up diffused substrate FED logic utilizing a two-step epitaxial deposition |
US4357622A (en) * | 1980-01-18 | 1982-11-02 | International Business Machines Corporation | Complementary transistor structure |
JPS63233564A (en) * | 1987-03-23 | 1988-09-29 | Canon Inc | Manufacture of junction transistor |
IT1217322B (en) * | 1987-12-22 | 1990-03-22 | Sgs Microelettronica Spa | MANUFACTURING PROCEDURE OF A NON-LITHIC SEMICONDUCTIVE DEVICE INCLUDING AT LEAST A TRANSISTOR OF AN INTEGRATED CONTROL CIRCUIT AND A POWER TRANSISTOR IN TEGRATE IN THE SAME PLATE |
US6004855A (en) * | 1988-04-11 | 1999-12-21 | Synergy Semiconductor Corporation | Process for producing a high performance bipolar structure |
US4960726A (en) * | 1989-10-19 | 1990-10-02 | International Business Machines Corporation | BiCMOS process |
JPH07114210B2 (en) * | 1990-01-26 | 1995-12-06 | 株式会社東芝 | Method for manufacturing semiconductor device |
US5866461A (en) * | 1990-12-30 | 1999-02-02 | Stmicroelectronics S.R.L. | Method for forming an integrated emitter switching configuration using bipolar transistors |
JP2625602B2 (en) * | 1991-01-18 | 1997-07-02 | インターナショナル・ビジネス・マシーンズ・コーポレイション | Manufacturing process of integrated circuit devices |
JPH04284669A (en) * | 1991-03-14 | 1992-10-09 | Fuji Electric Co Ltd | Insulated-gate control thyristor |
US5648281A (en) * | 1992-09-21 | 1997-07-15 | Siliconix Incorporated | Method for forming an isolation structure and a bipolar transistor on a semiconductor substrate |
EP0709890B1 (en) * | 1994-10-27 | 1999-09-08 | Co.Ri.M.Me. Consorzio Per La Ricerca Sulla Microelettronica Nel Mezzogiorno | Driving circuit for electronic semiconductor devices including at least a power transistor |
US6124179A (en) * | 1996-09-05 | 2000-09-26 | Adamic, Jr.; Fred W. | Inverted dielectric isolation process |
JP3409618B2 (en) * | 1996-12-26 | 2003-05-26 | ソニー株式会社 | Method for manufacturing semiconductor device |
US6127723A (en) * | 1998-01-30 | 2000-10-03 | Sgs-Thomson Microelectronics, S.R.L. | Integrated device in an emitter-switching configuration |
US6140694A (en) * | 1998-12-30 | 2000-10-31 | Philips Electronics North America Corporation | Field isolated integrated injection logic gate |
-
1998
- 1998-01-30 IT IT98MI000170A patent/IT1298516B1/en active IP Right Grant
-
1999
- 1999-01-27 US US09/238,693 patent/US6448125B1/en not_active Expired - Lifetime
-
2002
- 2002-07-23 US US10/202,076 patent/US20020185677A1/en not_active Abandoned
Also Published As
Publication number | Publication date |
---|---|
ITMI980170A1 (en) | 1999-07-30 |
US6448125B1 (en) | 2002-09-10 |
IT1298516B1 (en) | 2000-01-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4583106A (en) | Fabrication methods for high performance lateral bipolar transistors | |
US4283236A (en) | Method of fabricating lateral PNP transistors utilizing selective diffusion and counter doping | |
EP0137906A1 (en) | Method for fabricating vertical NPN and lateral PNP transistors in the same semiconductor body | |
US6835629B2 (en) | Power integrated circuit with vertical current flow and related manufacturing process | |
JPH11330084A (en) | Manufacture of bipolar transistor and its structure | |
US3840409A (en) | Insulating layer pedestal transistor device and process | |
US20020185677A1 (en) | Electronic power device integrated on a semiconductor material and related manufacturing process | |
JP2504553B2 (en) | Method for manufacturing semiconductor device having bipolar transistor | |
US4144106A (en) | Manufacture of an I2 device utilizing staged selective diffusion thru a polycrystalline mask | |
US5179030A (en) | Method of fabricating a buried zener diode simultaneously with other semiconductor devices | |
JPH0621077A (en) | Semiconductor device and manufacture thereof | |
JP3120441B2 (en) | Semiconductor device and manufacturing method thereof | |
JPS6314476A (en) | Semiconductor device | |
JP3226232B2 (en) | Semiconductor device and manufacturing method thereof | |
JPH03120727A (en) | Semiconductor device | |
JPH06326119A (en) | Manufacture of semiconductor device | |
JPS6052038A (en) | Manufacture of semiconductor device | |
JPS6334949A (en) | Semiconductor device | |
JPH04323832A (en) | Semiconductor device and manufacture thereof | |
JPH06326115A (en) | Bipolar transistor and its manufacture | |
JPH0254533A (en) | Semiconductor device and manufacture thereof | |
JPH0567623A (en) | Manufacture of semiconductor device | |
JPH08213407A (en) | Semiconductor device | |
JPH05175327A (en) | Semiconductor device and manufacture thereof | |
JPH02271636A (en) | Lateral p-n-p transistor and its manufacture |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |