US20020042168A1 - Method for forming polycrystalline silicon layer and method for fabricating thin film transistor - Google Patents
Method for forming polycrystalline silicon layer and method for fabricating thin film transistor Download PDFInfo
- Publication number
- US20020042168A1 US20020042168A1 US10/005,124 US512401A US2002042168A1 US 20020042168 A1 US20020042168 A1 US 20020042168A1 US 512401 A US512401 A US 512401A US 2002042168 A1 US2002042168 A1 US 2002042168A1
- Authority
- US
- United States
- Prior art keywords
- layer
- silicon
- oxidation layer
- amorphous
- forming
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 66
- 229910021420 polycrystalline silicon Inorganic materials 0.000 title claims abstract description 48
- 239000010409 thin film Substances 0.000 title claims description 10
- 230000003647 oxidation Effects 0.000 claims abstract description 121
- 238000007254 oxidation reaction Methods 0.000 claims abstract description 121
- 229910021417 amorphous silicon Inorganic materials 0.000 claims abstract description 67
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 63
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 62
- 239000010703 silicon Substances 0.000 claims abstract description 62
- 239000000758 substrate Substances 0.000 claims abstract description 39
- 150000002500 ions Chemical class 0.000 claims abstract description 35
- 239000004065 semiconductor Substances 0.000 claims abstract description 19
- 238000010438 heat treatment Methods 0.000 claims abstract description 9
- 238000000151 deposition Methods 0.000 claims abstract description 6
- 229910052732 germanium Inorganic materials 0.000 claims description 12
- 238000005468 ion implantation Methods 0.000 claims description 11
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 claims description 10
- 238000000137 annealing Methods 0.000 claims description 10
- 229910052787 antimony Inorganic materials 0.000 claims description 10
- WATWJIUSRGPENY-UHFFFAOYSA-N antimony atom Chemical compound [Sb] WATWJIUSRGPENY-UHFFFAOYSA-N 0.000 claims description 10
- 229910052785 arsenic Inorganic materials 0.000 claims description 10
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 claims description 10
- 229910052733 gallium Inorganic materials 0.000 claims description 10
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 claims description 10
- 229910052714 tellurium Inorganic materials 0.000 claims description 10
- PORWMNRCUJJQNO-UHFFFAOYSA-N tellurium atom Chemical compound [Te] PORWMNRCUJJQNO-UHFFFAOYSA-N 0.000 claims description 10
- 238000002513 implantation Methods 0.000 claims description 7
- 239000010410 layer Substances 0.000 description 166
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 15
- 239000000463 material Substances 0.000 description 8
- 238000005224 laser annealing Methods 0.000 description 7
- -1 oxygen ions Chemical class 0.000 description 7
- 229910052814 silicon oxide Inorganic materials 0.000 description 7
- 239000012535 impurity Substances 0.000 description 6
- 239000001301 oxygen Substances 0.000 description 5
- 229910052760 oxygen Inorganic materials 0.000 description 5
- 238000000206 photolithography Methods 0.000 description 5
- 229910052681 coesite Inorganic materials 0.000 description 4
- 229910052906 cristobalite Inorganic materials 0.000 description 4
- 239000000377 silicon dioxide Substances 0.000 description 4
- 229910052682 stishovite Inorganic materials 0.000 description 4
- 229910052905 tridymite Inorganic materials 0.000 description 4
- 230000008901 benefit Effects 0.000 description 3
- 238000005530 etching Methods 0.000 description 3
- 125000004430 oxygen atom Chemical group O* 0.000 description 3
- 230000002411 adverse Effects 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 2
- 238000007796 conventional method Methods 0.000 description 2
- 239000013078 crystal Substances 0.000 description 2
- 239000004973 liquid crystal related substance Substances 0.000 description 2
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 2
- 239000002356 single layer Substances 0.000 description 2
- 229910003820 SiGeO2 Inorganic materials 0.000 description 1
- 239000000853 adhesive Substances 0.000 description 1
- 230000001070 adhesive effect Effects 0.000 description 1
- 125000004429 atom Chemical group 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 238000002425 crystallisation Methods 0.000 description 1
- 230000008025 crystallization Effects 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 239000010408 film Substances 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 238000005470 impregnation Methods 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000012466 permeate Substances 0.000 description 1
- 230000002459 sustained effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02439—Materials
- H01L21/02488—Insulating materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/0237—Materials
- H01L21/02422—Non-crystalline insulating materials, e.g. glass, polymers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02532—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02587—Structure
- H01L21/0259—Microstructure
- H01L21/02595—Microstructure polycrystalline
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02656—Special treatments
- H01L21/02664—Aftertreatments
- H01L21/02667—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02656—Special treatments
- H01L21/02664—Aftertreatments
- H01L21/02667—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth
- H01L21/02672—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth using crystallisation enhancing elements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02656—Special treatments
- H01L21/02664—Aftertreatments
- H01L21/02667—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth
- H01L21/02675—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth using laser beams
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41733—Source or drain electrodes for field effect devices for thin film transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
- H01L29/6675—Amorphous silicon or polysilicon transistors
- H01L29/66757—Lateral single gate single channel transistors with non-inverted structure, i.e. the channel layer is formed before the gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78651—Silicon transistors
- H01L29/7866—Non-monocrystalline silicon transistors
- H01L29/78672—Polycrystalline or microcrystalline silicon transistor
- H01L29/78675—Polycrystalline or microcrystalline silicon transistor with normal-type structure, e.g. with top gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/124—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1259—Multistep manufacturing methods
- H01L27/127—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement
- H01L27/1274—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement using crystallisation of amorphous semiconductor or recrystallisation of crystalline semiconductor
- H01L27/1277—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement using crystallisation of amorphous semiconductor or recrystallisation of crystalline semiconductor using a crystallisation promoting species, e.g. local introduction of Ni catalyst
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1259—Multistep manufacturing methods
- H01L27/127—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement
- H01L27/1274—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement using crystallisation of amorphous semiconductor or recrystallisation of crystalline semiconductor
- H01L27/1285—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement using crystallisation of amorphous semiconductor or recrystallisation of crystalline semiconductor using control of the annealing or irradiation parameters, e.g. using different scanning direction or intensity for different transistors
Definitions
- the present invention relates to a method for forming a polycrystalline thin layer and a thin-film transistor(“TFT”) for a liquid crystal display device.
- a thin film transistor for an active matrix liquid crystal display can be classified into an amorphous silicon TFT or a polycrystalline silicon TFT in accordance with the kind of the active layer used therein.
- the polycrystalline silicon TFT is advantageous in that the surface of a polycrystalline silicon layer has a fewer defects than that of the amorphous silicon, thus the polycrystalline silicon TFT has a faster mobility characteristic.
- a conventional method for forming a polycrystalline silicon layer for TFT will be described with reference to FIGS. 1A through 1D.
- a buffer layer 12 made of silicon oxide is deposited on a substrate 10 as shown in FIG. 1A.
- an amorphous silicon layer 14 is formed on the buffer layer 12 as shown in FIG. 1B.
- the amorphous silicon layer 14 is then converted into a polycrystalline silicon layer 14 P through a laser annealing process as shown in FIG. 1C.
- the crystallization is performed from silicon seeds to polycrystalline silicon with plurality of grains 17 and the grain boundaries 19 , which protrude from the relatively flat surface of grains 17 .
- the crystallized polycrystalline silicon layer 14 P is used as an active layer of TFT.
- a silicon oxidation layer 16 is formed thereon using PECVD (Plasma Enhanced Chemical Vapor Deposition) or APCVD (Atmosphere Pressure Chemical Vapor Deposition), as shown in FIG. 1D.
- the electric characteristics of polycrystalline silicon TFT e.g. mobility of electric charges and threshold voltage, are affected by density of trap energy states of interfaces 20 between the silicon oxidation layer 20 and the polycrystalline silicon layer 14 P.
- the density of trap energy is affected by excessive heat energy of the annealing process.
- One method of reducing density of trap energy states is suggested. Before the laser annealing process, the silicon oxidation layer is deposited on the amorphous silicon layer and oxygen ions are implanted into the amorphous silicon layer. The reaction between implanted oxygen ions and the amorphous silicon atoms forms silicon oxidation layer, which reduce the state density of trap energy of the interfaces.
- an object of the present invention is to provide a method for fabricating TFT which can reduce impurities and mismatches between silicon oxidation layer and the polycrystalline silicon layer.
- Another object of the present invention is to provide a method for forming a polycrystalline silicon layer which can reduce impurities therein.
- a method for forming a polycrystalline silicon layer includes the steps of depositing an amorphous silicon layer and a silicon oxidation layer on a substrate in the listed order; and implanting semiconductor ions into the amorphous silicon layer and the silicon oxidation layer while heating the substrate, thereby converting the amorphous silicon layer into a polycrystalline silicon layer, and forming an amorphous oxidation layer between the amorphous silicon layer and the silicon oxidation layer.
- the substrate is preferably being heated at a temperature between 200 to 500° C.
- the ions for the implantation are preferably chosen from a group comprising of Si (silicon), Ge (germanium), Te (tellurium), Sb (Antimony), As (Arsenic), and Ga (Gallium).
- the method further includes the steps of removing the silicon oxidation layer; and annealing the amorphous oxidation layer thereby converting the amorphous oxidation layer into a crystallized oxidation layer.
- a method for fabricating a thin-film transistor includes the steps of: forming an amorphous silicon layer and a silicon oxidation layer on a substrate in the listed order; implanting semiconductor ions into the amorphous silicon layer and the silicon oxidation layer while heating the substrate, thereby converting the amorphous silicon layer into a polycrystalline silicon layer, and forming an amorphous oxidation layer between the amorphous silicon layer and the silicon oxidation layer; removing the silicon oxidation layer; annealing the amorphous oxidation layer thereby converting the amorphous oxidation layer into a crystallized oxidation layer; forming a gate electrode on the crystallized oxidation layer; forming a source region, a drain region, and a channel region in the polycrystalline silicon layer; and forming a source electrode and a drain electrode which contact the source region and the drain region, respectively.
- a method for fabricating a thin-film transistor includes the steps of: forming a source electrode and a drain electrode on a substrate; depositing a first insulating layer on the source and the drain electrodes; forming an amorphous silicon layer and a silicon oxidation layer on the first insulating layer; implanting semiconductor ions into the amorphous silicon layer and the silicon oxidation layer while heating the substrate, thereby converting the amorphous silicon layer into a polycrystalline silicon layer, and forming an amorphous oxidation layer between the amorphous silicon layer and the silicon oxidation layer; removing the silicon oxidation layer; annealing the amorphous oxidation layer thereby converting the amorphous oxidation layer into a crystallized oxidation layer; forming a gate electrode on the crystallized oxidation layer; forming a source region, a drain region, and a channel region in the polycrystalline silicon layer; and forming a first connecting
- FIGS. 1A to 1 D illustrate cross-sectional views of a TFT as it undergoes sequential processing steps for forming a polycrystalline silicon layer on a substrate according to a conventional method
- FIGS. 2A to 2 E illustrate cross-sectional views of a TFT as it undergoes sequential processing steps for forming a polycrystalline silicon layer on a substrate according to an embodiment of the present invention
- FIGS. 3A to 3 H are cross-sectional views showing an example of a method for fabricating a thin film transistor according to the present invention.
- FIGS. 4A to 4 H are cross-sectional views showing another example of a method for fabricating a thin film transistor according to the present invention.
- FIGS. 2A to 2 E A method for forming a polycrystalline silicon semiconductor layer for, for example, a coplanar-structure TFT according to an embodiment of the present invention is shown through FIGS. 2A to 2 E.
- a buffer layer 113 which is for stress and adhesive strength between the substrate and TFT element is preferably deposited on the substrate 111 as shown in FIG. 2A.
- amorphous silicon layer 115 is deposited on the buffer layer and in succession, the silicon oxidation layer 117 is deposited thereon, as shown in FIG. 2B.
- the ions of semiconductor material are implanted into the interface between amorphous silicon layer 115 and silicon oxidation layer 117 while the substrate is heated to about 200 to 500° C.
- the semiconductor material according to the present invention can be chosen among Si (silicon), Ge (germanium), Te (tellurium), Sb (Antimony), As (Arsenic), Ga (Gallium) or other suitable materials known to one of ordinary skill in the art.
- the amorphous silicon layer 115 is converted into polycrystalline silicon layer 115 P through this process.
- the lower portion of the silicon oxidation layer 117 is converted into amorphous oxidation layer 119 with the implanted semiconductor ions.
- a preferred method for fabricating a TFT according to the present invention will be described with reference to FIGS. 3A through 3H.
- a substrate 211 which is preferably made of glass or other suitable materials, is provided and a buffer layer is formed thereon by depositing an insulating material.
- amorphous silicon and silicon oxide are deposited on the buffer layer to form a amorphous silicon layer 250 and silicon oxidation layer 251 as shown in FIG. 3A.
- ions of semiconductor material are implanted into the interface between amorphous silicon layer 250 and the silicon oxidation layer 251 while heating the substrate to temperature of of about 200 to 500° C.
- the ions of the semiconductor material permeate to the projected range while hitting the crystal lattice of the amorphous silicon layer 250 .
- an amorphous oxidation layer 252 is formed between the amorphous silicon layer 250 and the silicon oxidation layer 251 . That is, the structure of two layers of oxidation layer and amorphous silicon layer is changed to the that of three layers of silicon oxidation layer 251 -amorphous oxidation layer 252 -polycrystalline silicon layer 250 P.
- the amorphous silicon layer 252 is SiOx layer, whereas if germanium ions are chosen, it can be SiOx or SiGeOx layer dependent on the heat applied to the silicon oxidation layer during the accelerating ions for implantation or heating the substrate.
- the damaged silicon oxidation layer 251 by the ion implantation is etched. After that, a laser annealing process is performed and the implanted semiconductor ions and the oxygen atoms which were weakly bonded with each other in the amorphous oxidation layer 252 are rearranged. That is, the polycrystalline silicon layer 250 P and the amorphous oxidation layer 252 are recombined with each other and the number of impurities occurred by the mismatch of the lattices occurred in the interface therebetween is reduced. Also, the heat occurred during the laser annealing process is sustained or maintained by the amorphous oxidation layer 252 , thus the size of crystalline grains increases and the number of the grain boundaries is reduced. At this time, the amorphous oxidation layer 252 of SiOx or SiGeOx grows to be SiO 2 or SiGeO 2 layer through the annealing process, thus it can be used as an insulating layer with rich Si content.
- the polycrystalline silicon layer 250 P and the silicon oxidation layer 251 are simultaneously etched through a lithography process or other suitable processes to form an active layer and a gate insulating layer, respectively, as shown in FIG. 3D.
- a gate electrode layer 254 which can be a single layer or double-layer, is formed thereon, as shown in FIG. 3E.
- the gate electrode layer 254 and the oxidation layer 252 are simultaneously etched through a photolithography process.
- the polycrystalline silicon layer 250 P is doped with impurity ions using the gate layer or gate electrode 254 as a mask to define a drain region 257 D and a source region 257 S, as shown in FIG. 3F.
- a second insulating layer 256 preferably made of SiO 2 is formed to cover the entire substrate 211 .
- the second insulating layer 256 is patterned through preferably a photolithography and etching technique to form a source region contact hole 257 and a drain region contact hole 259 , as shown in FIG. 3G.
- a drain electrode 261 D and a source electrode 261 S are formed to contact the drain region 257 D and the source region 257 S via contact holes 259 and 257 , respectively.
- the type of TFT fabricated by the above-described technique is called a coplanar type TFT.
- a source electrode 300 S and a drain electrode 300 D are formed, on which a first insulating layer 301 is deposited.
- the source and drain electrodes 300 S and 300 D are preferably double layered films, as shown in FIG. 4A.
- an amorphous silicon layer 303 of amorphous silicon and a second insulating layer 305 of SiOx are formed on the first insulating layer 301 .
- the semiconductor ions having smaller ion size than that of an oxygen ion are implanted into an interface between the amorphous silicon layer 303 and the second insulating layer 305 , while the substrate 299 is being heated to about 200 to 500° C., as shown in FIG. 4B.
- the semiconductor ions for the implantation process are chosen from the group comprising of Si (silicon), Ge (germanium), Te (tellurium), Sb (Antimony), As (Arsenic), Ga (Gallium) or other suitable materials.
- the lower portion of the second insulating layer is converted to an amorphous oxidation layer 307 by the ion implantation, as shown in FIG. 4C. That is, through the ion implantation process the double-layered structure of an amorphous silicon layer 303 and a silicon oxidation layer 305 is converted into a three-layered structure of a polycrystalline silicon layer 303 P, an amorphous oxidation layer 307 , and a silicon oxidation layer 305 . If Si or Ge ions are adapted for the ion implantation process, the amorphous oxidation layer 307 is made of SiOx or SiGeOx.
- the damaged silicon oxidation layer 305 by the ion implantation is etched, as shown in FIG. 4D.
- a laser annealing process is performed and the implanted semiconductor ions and the oxygen atoms which were weakly bonded with each other in the amorphous oxidation layer 307 are rearranged.
- the amorphous oxidation layer 307 is converted into a gate insulating layer of, for example, SiO 2 or SiGeO 4 .
- the polycrystalline silicon layer 303 P and the oxidation layer 307 are changed to island shaped structure.
- a gate electrode layer 309 which can be a single layer or double-layer is formed thereon, as shown in FIG. 4E.
- the gate electrode layer 309 and the oxidation layer 307 are simultaneously etched through a photolithography or other suitable process.
- the polycrystalline silicon layer 303 P is doped with impurity ions using the gate layer or gate electrode 309 as a mask to define a drain region 303 D and a source region 303 S, as shown in FIG. 4F.
- a second insulating layer 310 made of SiO 2 is formed to cover the entire substrate 211 .
- the second insulating layer 310 is patterned through a photolithography and etching technique to form a source region contact hole 314 , a drain region contact hole 312 , a source electrode contact hole 313 , and a drain electrode contact hole 312 , as shown in FIG. 4G.
- a first connecting electrode 315 to connect the source electrode 300 S to the source region 303 S via the contact holes 313 and 314 and a second connecting electrode 316 to connect the drain electrode 300 D to the drain region 303 D via the contact holes 311 and 312 are formed.
- the TFT of this structure is called a buried bus coplanar type TFT.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Ceramic Engineering (AREA)
- Materials Engineering (AREA)
- Optics & Photonics (AREA)
- Thin Film Transistor (AREA)
Abstract
Description
- This application claims the benefit of Korean Patent Application Nos. 1998-34893, filed on Aug. 27, 1998 and 1999-1125, filed on Jan. 15, 1999, which are hereby incorporated by reference.
- 1. Field of the Invention
- The present invention relates to a method for forming a polycrystalline thin layer and a thin-film transistor(“TFT”) for a liquid crystal display device.
- 2. Description of the Related Art
- A thin film transistor for an active matrix liquid crystal display can be classified into an amorphous silicon TFT or a polycrystalline silicon TFT in accordance with the kind of the active layer used therein. The polycrystalline silicon TFT is advantageous in that the surface of a polycrystalline silicon layer has a fewer defects than that of the amorphous silicon, thus the polycrystalline silicon TFT has a faster mobility characteristic.
- A conventional method for forming a polycrystalline silicon layer for TFT will be described with reference to FIGS. 1A through 1D. A
buffer layer 12 made of silicon oxide is deposited on asubstrate 10 as shown in FIG. 1A. Then, anamorphous silicon layer 14 is formed on thebuffer layer 12 as shown in FIG. 1B. Theamorphous silicon layer 14 is then converted into apolycrystalline silicon layer 14P through a laser annealing process as shown in FIG. 1C. The crystallization is performed from silicon seeds to polycrystalline silicon with plurality ofgrains 17 and thegrain boundaries 19, which protrude from the relatively flat surface ofgrains 17. The crystallizedpolycrystalline silicon layer 14P is used as an active layer of TFT. In order to induce electric charges for the active layer of TFT and for the purpose of insulating the active layer from a gate electrode, which will be formed over the active layer, asilicon oxidation layer 16 is formed thereon using PECVD (Plasma Enhanced Chemical Vapor Deposition) or APCVD (Atmosphere Pressure Chemical Vapor Deposition), as shown in FIG. 1D. - The electric characteristics of polycrystalline silicon TFT, e.g. mobility of electric charges and threshold voltage, are affected by density of trap energy states of
interfaces 20 between thesilicon oxidation layer 20 and thepolycrystalline silicon layer 14P. The density of trap energy is affected by excessive heat energy of the annealing process. - One method of reducing density of trap energy states is suggested. Before the laser annealing process, the silicon oxidation layer is deposited on the amorphous silicon layer and oxygen ions are implanted into the amorphous silicon layer. The reaction between implanted oxygen ions and the amorphous silicon atoms forms silicon oxidation layer, which reduce the state density of trap energy of the interfaces.
- However, since relatively large oxygen ions are forcibly implanted into the amorphous silicon layer without any chemical reaction, the oxygen ions damage the atom arrangement of the amorphous silicon layer and act as impure elements. The impurities of the interfaces adversely affect the mobility of the electron charges on the surface of the polycrystalline silicon layer and the reliability of the TFT.
- Therefore an object of the present invention is to provide a method for fabricating TFT which can reduce impurities and mismatches between silicon oxidation layer and the polycrystalline silicon layer.
- Another object of the present invention is to provide a method for forming a polycrystalline silicon layer which can reduce impurities therein.
- Additional features and advantages of the invention will be set forth in the description which follows, and in part will be apparent from the description, or may be learned by practice of the invention. The objectives and other advantages of the invention will be realized and attained by the structure particularly pointed out in the written description and claims hereof as well as the appended drawings.
- According to one preferred embodiment of the present invention, a method for forming a polycrystalline silicon layer includes the steps of depositing an amorphous silicon layer and a silicon oxidation layer on a substrate in the listed order; and implanting semiconductor ions into the amorphous silicon layer and the silicon oxidation layer while heating the substrate, thereby converting the amorphous silicon layer into a polycrystalline silicon layer, and forming an amorphous oxidation layer between the amorphous silicon layer and the silicon oxidation layer.
- During the ion implantation the substrate is preferably being heated at a temperature between 200 to 500° C. The ions for the implantation are preferably chosen from a group comprising of Si (silicon), Ge (germanium), Te (tellurium), Sb (Antimony), As (Arsenic), and Ga (Gallium).
- The method further includes the steps of removing the silicon oxidation layer; and annealing the amorphous oxidation layer thereby converting the amorphous oxidation layer into a crystallized oxidation layer.
- According to another preferred embodiment of the present invention, a method for fabricating a thin-film transistor includes the steps of: forming an amorphous silicon layer and a silicon oxidation layer on a substrate in the listed order; implanting semiconductor ions into the amorphous silicon layer and the silicon oxidation layer while heating the substrate, thereby converting the amorphous silicon layer into a polycrystalline silicon layer, and forming an amorphous oxidation layer between the amorphous silicon layer and the silicon oxidation layer; removing the silicon oxidation layer; annealing the amorphous oxidation layer thereby converting the amorphous oxidation layer into a crystallized oxidation layer; forming a gate electrode on the crystallized oxidation layer; forming a source region, a drain region, and a channel region in the polycrystalline silicon layer; and forming a source electrode and a drain electrode which contact the source region and the drain region, respectively.
- According to another preferred embodiment of the present invention, a method for fabricating a thin-film transistor includes the steps of: forming a source electrode and a drain electrode on a substrate; depositing a first insulating layer on the source and the drain electrodes; forming an amorphous silicon layer and a silicon oxidation layer on the first insulating layer; implanting semiconductor ions into the amorphous silicon layer and the silicon oxidation layer while heating the substrate, thereby converting the amorphous silicon layer into a polycrystalline silicon layer, and forming an amorphous oxidation layer between the amorphous silicon layer and the silicon oxidation layer; removing the silicon oxidation layer; annealing the amorphous oxidation layer thereby converting the amorphous oxidation layer into a crystallized oxidation layer; forming a gate electrode on the crystallized oxidation layer; forming a source region, a drain region, and a channel region in the polycrystalline silicon layer; and forming a first connecting electrode to connect the source region and the source electrode and a second connecting electrode to connect the drain region and the drain electrode.
- It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory and are intended to provide further explanation of the invention as claimed.
- The accompanying drawings, which are incorporated in and constitute a part of the specification, illustrate preferred embodiments of the present invention, and together with the description, serve to explain the principles of the present invention:
- FIGS. 1A to1D illustrate cross-sectional views of a TFT as it undergoes sequential processing steps for forming a polycrystalline silicon layer on a substrate according to a conventional method;
- FIGS. 2A to2E illustrate cross-sectional views of a TFT as it undergoes sequential processing steps for forming a polycrystalline silicon layer on a substrate according to an embodiment of the present invention;
- FIGS. 3A to3H are cross-sectional views showing an example of a method for fabricating a thin film transistor according to the present invention; and
- FIGS. 4A to4H are cross-sectional views showing another example of a method for fabricating a thin film transistor according to the present invention.
- The preferred embodiment of the present invention will be explained with reference to the accompanying drawings.
- A method for forming a polycrystalline silicon semiconductor layer for, for example, a coplanar-structure TFT according to an embodiment of the present invention is shown through FIGS. 2A to2E. A
buffer layer 113 which is for stress and adhesive strength between the substrate and TFT element is preferably deposited on thesubstrate 111 as shown in FIG. 2A. Thenamorphous silicon layer 115 is deposited on the buffer layer and in succession, thesilicon oxidation layer 117 is deposited thereon, as shown in FIG. 2B. - The ions of semiconductor material are implanted into the interface between
amorphous silicon layer 115 andsilicon oxidation layer 117 while the substrate is heated to about 200 to 500° C. The semiconductor material according to the present invention can be chosen among Si (silicon), Ge (germanium), Te (tellurium), Sb (Antimony), As (Arsenic), Ga (Gallium) or other suitable materials known to one of ordinary skill in the art. Theamorphous silicon layer 115 is converted intopolycrystalline silicon layer 115P through this process. The lower portion of thesilicon oxidation layer 117 is converted intoamorphous oxidation layer 119 with the implanted semiconductor ions. - Laser annealing is then performed on the
silicon oxidation layer 117. Through the annealing process, the semiconductor ions and the oxygen atoms, which were weakly bonded within theamorphous oxidation layer 119, are rearranged. Theamorphous oxidation layer 119 is then converted into a crystallized oxidation layer 119C having a thickness of about 50 to 100 Å, which acts as a gate insulating layer. Moreover, the grain sizes while crystallizing from the amorphous silicon to polycrystalline silicon are enlarged to reach about 4,000Å, since theamorphous oxidation layer 119 substantially sustains the heat of the laser annealing. Thus, the number of grain boundaries, which adversely affect the state density of the trapping energy for trapping electric charges on the interface between the oxidation layer 119C having semiconductor material therein and polycrystalline silicon layer, is reduced. - A preferred method for fabricating a TFT according to the present invention will be described with reference to FIGS. 3A through 3H. A
substrate 211, which is preferably made of glass or other suitable materials, is provided and a buffer layer is formed thereon by depositing an insulating material. In succession, amorphous silicon and silicon oxide are deposited on the buffer layer to form aamorphous silicon layer 250 andsilicon oxidation layer 251 as shown in FIG. 3A. - Next, ions of semiconductor material are implanted into the interface between
amorphous silicon layer 250 and thesilicon oxidation layer 251 while heating the substrate to temperature of of about 200 to 500° C. The ions of the semiconductor material permeate to the projected range while hitting the crystal lattice of theamorphous silicon layer 250. - As shown in FIG. 3B, as a result of the ion implantation or impregnation, an
amorphous oxidation layer 252 is formed between theamorphous silicon layer 250 and thesilicon oxidation layer 251. That is, the structure of two layers of oxidation layer and amorphous silicon layer is changed to the that of three layers of silicon oxidation layer 251-amorphous oxidation layer 252-polycrystalline silicon layer 250P. - At this time, if silicon ions are chosen for the ion implantation, the
amorphous silicon layer 252 is SiOx layer, whereas if germanium ions are chosen, it can be SiOx or SiGeOx layer dependent on the heat applied to the silicon oxidation layer during the accelerating ions for implantation or heating the substrate. - The damaged
silicon oxidation layer 251 by the ion implantation is etched. After that, a laser annealing process is performed and the implanted semiconductor ions and the oxygen atoms which were weakly bonded with each other in theamorphous oxidation layer 252 are rearranged. That is, thepolycrystalline silicon layer 250P and theamorphous oxidation layer 252 are recombined with each other and the number of impurities occurred by the mismatch of the lattices occurred in the interface therebetween is reduced. Also, the heat occurred during the laser annealing process is sustained or maintained by theamorphous oxidation layer 252, thus the size of crystalline grains increases and the number of the grain boundaries is reduced. At this time, theamorphous oxidation layer 252 of SiOx or SiGeOx grows to be SiO2 or SiGeO2 layer through the annealing process, thus it can be used as an insulating layer with rich Si content. - The
polycrystalline silicon layer 250P and thesilicon oxidation layer 251 are simultaneously etched through a lithography process or other suitable processes to form an active layer and a gate insulating layer, respectively, as shown in FIG. 3D. Next, agate electrode layer 254 which can be a single layer or double-layer, is formed thereon, as shown in FIG. 3E. Thegate electrode layer 254 and theoxidation layer 252 are simultaneously etched through a photolithography process. - Next, the
polycrystalline silicon layer 250P is doped with impurity ions using the gate layer orgate electrode 254 as a mask to define adrain region 257D and asource region 257S, as shown in FIG. 3F. Next, a second insulatinglayer 256 preferably made of SiO2 is formed to cover theentire substrate 211. The secondinsulating layer 256 is patterned through preferably a photolithography and etching technique to form a sourceregion contact hole 257 and a drainregion contact hole 259, as shown in FIG. 3G. Finally, adrain electrode 261D and asource electrode 261S are formed to contact thedrain region 257D and thesource region 257S via contact holes 259 and 257, respectively. The type of TFT fabricated by the above-described technique is called a coplanar type TFT. - A preferred method for fabricating another TFT according to the present invention will be described with reference to FIGS. 4A through 3E.
- On the substrate299 a
source electrode 300S and adrain electrode 300D are formed, on which a first insulatinglayer 301 is deposited. The source anddrain electrodes - Next, an
amorphous silicon layer 303 of amorphous silicon and a second insulatinglayer 305 of SiOx are formed on the first insulatinglayer 301. After the deposition, the semiconductor ions having smaller ion size than that of an oxygen ion are implanted into an interface between theamorphous silicon layer 303 and the second insulatinglayer 305, while thesubstrate 299 is being heated to about 200 to 500° C., as shown in FIG. 4B. The semiconductor ions for the implantation process are chosen from the group comprising of Si (silicon), Ge (germanium), Te (tellurium), Sb (Antimony), As (Arsenic), Ga (Gallium) or other suitable materials. - Through the implantation process, a substitutional doping is done in the crystal lattices of the
amorphous silicon layer 303, and the amorphous silicon layer is converted into apolycrystalline silicon layer 303P. - Furthermore, the lower portion of the second insulating layer is converted to an
amorphous oxidation layer 307 by the ion implantation, as shown in FIG. 4C. That is, through the ion implantation process the double-layered structure of anamorphous silicon layer 303 and asilicon oxidation layer 305 is converted into a three-layered structure of apolycrystalline silicon layer 303P, anamorphous oxidation layer 307, and asilicon oxidation layer 305. If Si or Ge ions are adapted for the ion implantation process, theamorphous oxidation layer 307 is made of SiOx or SiGeOx. - Next, the damaged
silicon oxidation layer 305 by the ion implantation is etched, as shown in FIG. 4D. After that, a laser annealing process is performed and the implanted semiconductor ions and the oxygen atoms which were weakly bonded with each other in theamorphous oxidation layer 307 are rearranged. During the process, theamorphous oxidation layer 307 is converted into a gate insulating layer of, for example, SiO2 or SiGeO4. - Next, by using a photolithography and etching technique, the
polycrystalline silicon layer 303P and theoxidation layer 307 are changed to island shaped structure. Next, agate electrode layer 309 which can be a single layer or double-layer is formed thereon, as shown in FIG. 4E. Next, thegate electrode layer 309 and theoxidation layer 307 are simultaneously etched through a photolithography or other suitable process. Next, thepolycrystalline silicon layer 303P is doped with impurity ions using the gate layer orgate electrode 309 as a mask to define adrain region 303D and asource region 303S, as shown in FIG. 4F. - Next, a second insulating
layer 310 made of SiO2 is formed to cover theentire substrate 211. The secondinsulating layer 310 is patterned through a photolithography and etching technique to form a sourceregion contact hole 314, a drainregion contact hole 312, a sourceelectrode contact hole 313, and a drainelectrode contact hole 312, as shown in FIG. 4G. Finally, a first connectingelectrode 315 to connect thesource electrode 300S to thesource region 303S via the contact holes 313 and 314 and a second connectingelectrode 316 to connect thedrain electrode 300D to thedrain region 303D via the contact holes 311 and 312 are formed. The TFT of this structure is called a buried bus coplanar type TFT. - Various other modifications will be apparent to and can be readily made by those skilled in the art without departing from the scope and spirit of this invention. Accordingly, it is not intended that the scope of the claims appended hereto be limited to the description as set forth herein, but rather that the claims be broadly construed.
Claims (28)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/005,124 US6458636B1 (en) | 1998-08-27 | 2001-12-07 | Method for forming polycrystalline silicon layer and method for fabricating thin film transistor |
Applications Claiming Priority (8)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019980034893A KR100567273B1 (en) | 1998-08-27 | 1998-08-27 | Thin film transistor and its manufacturing method |
KR1998-34893 | 1998-08-27 | ||
KR98-34893 | 1998-08-27 | ||
KR1999-1125 | 1999-01-15 | ||
KR1019990001125A KR100317636B1 (en) | 1999-01-15 | 1999-01-15 | A thin film transister, Semiconduct layer of a thin film transister and fabricating the same |
KR98-1125 | 1999-01-15 | ||
US09/377,440 US6338987B1 (en) | 1998-08-27 | 1999-08-19 | Method for forming polycrystalline silicon layer and method for fabricating thin film transistor |
US10/005,124 US6458636B1 (en) | 1998-08-27 | 2001-12-07 | Method for forming polycrystalline silicon layer and method for fabricating thin film transistor |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/377,440 Division US6338987B1 (en) | 1998-08-27 | 1999-08-19 | Method for forming polycrystalline silicon layer and method for fabricating thin film transistor |
Publications (2)
Publication Number | Publication Date |
---|---|
US20020042168A1 true US20020042168A1 (en) | 2002-04-11 |
US6458636B1 US6458636B1 (en) | 2002-10-01 |
Family
ID=26634053
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/377,440 Expired - Lifetime US6338987B1 (en) | 1998-08-27 | 1999-08-19 | Method for forming polycrystalline silicon layer and method for fabricating thin film transistor |
US10/005,124 Expired - Lifetime US6458636B1 (en) | 1998-08-27 | 2001-12-07 | Method for forming polycrystalline silicon layer and method for fabricating thin film transistor |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/377,440 Expired - Lifetime US6338987B1 (en) | 1998-08-27 | 1999-08-19 | Method for forming polycrystalline silicon layer and method for fabricating thin film transistor |
Country Status (1)
Country | Link |
---|---|
US (2) | US6338987B1 (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120289046A1 (en) * | 2011-05-13 | 2012-11-15 | Eun-Jung Ko | Method for fabricating semiconductor device |
CN104992926A (en) * | 2015-07-24 | 2015-10-21 | 深圳市华星光电技术有限公司 | LTPS (Low Temperature Poly-silicon) array substrate and manufacturing method thereof |
CN107863355A (en) * | 2017-10-26 | 2018-03-30 | 上海中航光电子有限公司 | A kind of manufacture method of display base plate, display device and display base plate |
WO2019028934A1 (en) * | 2017-08-07 | 2019-02-14 | 武汉华星光电技术有限公司 | Low temperature polysilicon thin film transistor and preparation method therefor |
US10516058B2 (en) | 2017-08-07 | 2019-12-24 | Wuhan China Star Optoelectronics Technology Co., Ltd. | Low temperature polysilicon thin film transistor and preparation method thereof |
CN113192844A (en) * | 2021-04-09 | 2021-07-30 | 电子科技大学 | Based on CO2Oxide film crystallization method of laser annealing process |
Families Citing this family (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6338987B1 (en) * | 1998-08-27 | 2002-01-15 | Lg.Philips Lcd Co., Ltd. | Method for forming polycrystalline silicon layer and method for fabricating thin film transistor |
KR100487426B1 (en) * | 2001-07-11 | 2005-05-04 | 엘지.필립스 엘시디 주식회사 | Method For crystallizing Polysilicon, Method For Fabricating Polysilicon Thin Film Transistor And Liquid Crystal Display Device By Said Method |
JP2003086604A (en) * | 2001-09-10 | 2003-03-20 | Advanced Lcd Technologies Development Center Co Ltd | Thin film semiconductor device, substrate and manufacturing method therefor |
KR100496139B1 (en) * | 2002-12-30 | 2005-06-16 | 엘지.필립스 엘시디 주식회사 | optical mask, crystallization method of silicon film and manfaturing method of array substrate using the same |
KR100785038B1 (en) * | 2006-04-17 | 2007-12-12 | 삼성전자주식회사 | Amorphous ZnO based Thin Film Transistor |
KR101198218B1 (en) * | 2006-06-19 | 2012-11-07 | 엘지디스플레이 주식회사 | Array substrate for liquid crystal display device and method for fabricating the same |
KR101509663B1 (en) | 2007-02-16 | 2015-04-06 | 삼성전자주식회사 | Method of forming oxide semiconductor layer and method of manufacturing semiconductor device using the same |
KR101334181B1 (en) * | 2007-04-20 | 2013-11-28 | 삼성전자주식회사 | Thin Film Transistor having selectively crystallized channel layer and method of manufacturing the same |
US7935964B2 (en) * | 2007-06-19 | 2011-05-03 | Samsung Electronics Co., Ltd. | Oxide semiconductors and thin film transistors comprising the same |
JP2010530634A (en) | 2007-06-19 | 2010-09-09 | サムスン エレクトロニクス カンパニー リミテッド | Oxide semiconductor and thin film transistor including the same |
KR101496148B1 (en) * | 2008-05-15 | 2015-02-27 | 삼성전자주식회사 | Semiconductor device and method of manufacturing the same |
KR101468591B1 (en) * | 2008-05-29 | 2014-12-04 | 삼성전자주식회사 | Oxide semiconductor and thin film transistor comprising the same |
RU2522930C2 (en) * | 2012-11-19 | 2014-07-20 | Федеральное государственное бюджетное образовательное учреждение высшего профессионального образования Кабардино-Балкарский государственный университет им. Х.М. Бербекова (КБГУ) | Method of thin film transistor manufacturing |
TWI618229B (en) * | 2016-03-15 | 2018-03-11 | 友達光電股份有限公司 | Flexible pixel array substrate and display panel |
CN113745099A (en) * | 2021-09-06 | 2021-12-03 | 长江存储科技有限责任公司 | Polycrystalline silicon layer, manufacturing method thereof and semiconductor device |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4814291A (en) * | 1986-02-25 | 1989-03-21 | American Telephone And Telegraph Company, At&T Bell Laboratories | Method of making devices having thin dielectric layers |
US4755481A (en) * | 1986-05-15 | 1988-07-05 | General Electric Company | Method of making a silicon-on-insulator transistor |
DE69326123T2 (en) * | 1992-06-24 | 1999-12-23 | Seiko Epson Corp | THIN FILM TRANSISTOR AND METHOD FOR PRODUCING A THIN FILM TRANSISTOR |
US5866471A (en) * | 1995-12-26 | 1999-02-02 | Kabushiki Kaisha Toshiba | Method of forming semiconductor thin film and method of fabricating solar cell |
US6338987B1 (en) * | 1998-08-27 | 2002-01-15 | Lg.Philips Lcd Co., Ltd. | Method for forming polycrystalline silicon layer and method for fabricating thin film transistor |
-
1999
- 1999-08-19 US US09/377,440 patent/US6338987B1/en not_active Expired - Lifetime
-
2001
- 2001-12-07 US US10/005,124 patent/US6458636B1/en not_active Expired - Lifetime
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120289046A1 (en) * | 2011-05-13 | 2012-11-15 | Eun-Jung Ko | Method for fabricating semiconductor device |
US8492250B2 (en) * | 2011-05-13 | 2013-07-23 | Hynix Semiconductor Inc. | Method for fabricating semiconductor device |
CN104992926A (en) * | 2015-07-24 | 2015-10-21 | 深圳市华星光电技术有限公司 | LTPS (Low Temperature Poly-silicon) array substrate and manufacturing method thereof |
WO2019028934A1 (en) * | 2017-08-07 | 2019-02-14 | 武汉华星光电技术有限公司 | Low temperature polysilicon thin film transistor and preparation method therefor |
US10516058B2 (en) | 2017-08-07 | 2019-12-24 | Wuhan China Star Optoelectronics Technology Co., Ltd. | Low temperature polysilicon thin film transistor and preparation method thereof |
CN107863355A (en) * | 2017-10-26 | 2018-03-30 | 上海中航光电子有限公司 | A kind of manufacture method of display base plate, display device and display base plate |
CN113192844A (en) * | 2021-04-09 | 2021-07-30 | 电子科技大学 | Based on CO2Oxide film crystallization method of laser annealing process |
Also Published As
Publication number | Publication date |
---|---|
US6338987B1 (en) | 2002-01-15 |
US6458636B1 (en) | 2002-10-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6338987B1 (en) | Method for forming polycrystalline silicon layer and method for fabricating thin film transistor | |
US6118151A (en) | Thin film semiconductor device, method for fabricating the same and semiconductor device | |
JP2731056B2 (en) | Method for manufacturing thin film transistor | |
JP3163822B2 (en) | Transistor and manufacturing method thereof | |
JP2658569B2 (en) | Thin film transistor and method of manufacturing the same | |
JP3565993B2 (en) | Method for manufacturing semiconductor device | |
JPH10335607A (en) | Manufacture of semiconductor device | |
JP2004063845A (en) | Manufacturing method of thin-film transistor, manufacturing method of flat panel display device, the thin-film transistor, and the flat panel display device | |
JP3347340B2 (en) | Method for manufacturing thin film transistor | |
KR100470021B1 (en) | Method for crystallizing of silicon and method for fabricating of Thin film transistor | |
JPH06260644A (en) | Manufacture of semiconductor device | |
JPH0590589A (en) | Thin film transistor and manufacture thereof | |
JPS643046B2 (en) | ||
JPS63250178A (en) | Manufacture of thin film semiconductor device | |
KR19990023052A (en) | How to crystallize amorphous membrane | |
JP2987987B2 (en) | Method of forming crystalline semiconductor thin film and method of manufacturing thin film transistor | |
JPH0512852B2 (en) | ||
JPH02189935A (en) | Manufacture of thin-film transistor | |
US7060544B2 (en) | Fabricating method of thin film transistor | |
JP3054614B2 (en) | Semiconductor device | |
JPH04186634A (en) | Manufacture of thin film semiconductor device | |
JP3049806B2 (en) | Method for manufacturing thin film semiconductor device | |
KR100751315B1 (en) | Thin film transistor, method of the TFT, and flat panel display device with the TFT | |
JPH06163580A (en) | Manufacture of thin-film transistor | |
JP2556850B2 (en) | Method for manufacturing thin film transistor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: LG DISPLAY CO., LTD., KOREA, REPUBLIC OF Free format text: CHANGE OF NAME;ASSIGNOR:LG.PHILIPS LCD CO., LTD.;REEL/FRAME:021763/0177 Effective date: 20080304 Owner name: LG DISPLAY CO., LTD.,KOREA, REPUBLIC OF Free format text: CHANGE OF NAME;ASSIGNOR:LG.PHILIPS LCD CO., LTD.;REEL/FRAME:021763/0177 Effective date: 20080304 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |