US20010040647A1 - Liquid crystal display devices - Google Patents

Liquid crystal display devices Download PDF

Info

Publication number
US20010040647A1
US20010040647A1 US09/804,350 US80435001A US2001040647A1 US 20010040647 A1 US20010040647 A1 US 20010040647A1 US 80435001 A US80435001 A US 80435001A US 2001040647 A1 US2001040647 A1 US 2001040647A1
Authority
US
United States
Prior art keywords
gate
layer
data line
redundant
pad
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US09/804,350
Other versions
US6411358B2 (en
Inventor
Jun-ho Song
Kyeong-Nam Lee
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Song Jun-Ho
Kyeong-Nam Lee
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to KR97-61456 priority Critical
Priority to KR1019970061456A priority patent/KR100477142B1/en
Priority to KR1019980004562A priority patent/KR100277501B1/en
Priority to KR98-4562 priority
Priority to US09/106,226 priority patent/US6215541B1/en
Priority to US09/804,350 priority patent/US6411358B2/en
Application filed by Song Jun-Ho, Kyeong-Nam Lee filed Critical Song Jun-Ho
Publication of US20010040647A1 publication Critical patent/US20010040647A1/en
Application granted granted Critical
Publication of US6411358B2 publication Critical patent/US6411358B2/en
Assigned to SAMSUNG DISPLAY CO., LTD. reassignment SAMSUNG DISPLAY CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SAMSUNG ELECTRONICS CO., LTD.
Assigned to SAMSUNG ELECTRONICS CO., LTD. reassignment SAMSUNG ELECTRONICS CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SAMSUNG DISPLAY CO., LTD.
Anticipated expiration legal-status Critical
Application status is Expired - Lifetime legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G02OPTICS
    • G02FDEVICES OR ARRANGEMENTS, THE OPTICAL OPERATION OF WHICH IS MODIFIED BY CHANGING THE OPTICAL PROPERTIES OF THE MEDIUM OF THE DEVICES OR ARRANGEMENTS FOR THE CONTROL OF THE INTENSITY, COLOUR, PHASE, POLARISATION OR DIRECTION OF LIGHT, e.g. SWITCHING, GATING, MODULATING OR DEMODULATING; TECHNIQUES OR PROCEDURES FOR THE OPERATION THEREOF; FREQUENCY-CHANGING; NON-LINEAR OPTICS; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating, or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating, or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating, or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362Active matrix addressed cells
    • G02F1/136204Arrangements to prevent high voltage or static electricity failures

Abstract

A gate wire including a gate line, a gate electrode, a gate pad and a gate line connector and a common signal wire are formed on a substrate, and a gate insulating layer is formed over the gate wire and the common signal wire. A semiconductor layer and an ohmic contact layer are sequentially formed on the gate insulating layer, a data wire including a source and a drain electrode, a data line, a data pad and a data line connector and a pixel electrode are formed thereon. The thickness of the data wire and the pixel electrode is equal to or less than 500 Å. A passivation layer is formed on the data wire and the pixel electrode, a redundant data wire is formed thereon, and a redundant gate pad and a redundant gate line connector are formed. The redundant data wire is electrically connected to the data wire through the contact holes in the passivation layer, and the redundant gate pad and the redundant gate line connector are electrically connected to the gate pad and the gate line connector respectively through the contact holes in the passivation layer and the gate insulating layer. The redundant gate line connector and the redundant data line connector are connected to each other to short the gate and the data wires. After an alignment layer is formed and rubbed, the edge of the panel is cut away to remove the gate line connector and the data line connector.

Description

    BACKGROUND OF THE INVENTION
  • (a) Field of the Invention [0001]
  • The present invention relates to liquid crystal displays and manufacturing methods thereof, more specifically to liquid crystal displays having electrode arrays for applying electric fields parallel to substrates and thin film transistors as switching elements and manufacturing methods thereof. [0002]
  • (b) Description of the Related Art [0003]
  • A liquid crystal display (LCD) having an electrode array for generating an electric field which is parallel to substrates (IPS mode; in-plane switching mode) is disclosed in U.S. Pat. No. 5,598,285 of Kondo et al. [0004]
  • The IPS mode LCD of Kondo et al. has two substrates opposite each other and a liquid crystal layer therebetween. Two kinds of electrodes for generating electric field, common electrodes and pixel electrodes are formed on one of the substrates. An alignment layer is coated on the electrodes. [0005]
  • However, since the two kinds of electrodes are made of different layers and have different thickness, the surface of the alignment layer may not be flat, and this causes non-uniform rubbing which may result in light leakage. [0006]
  • Moreover, the liquid crystal display of Kondo et al., in particular, transistors of the liquid crystal display are easily defected by the electrostatic discharge because the two electrodes are formed together on a single substrate. [0007]
  • For electrostatic discharge protection, all wires may be short-circuited during the manufacturing process and separated after the manufacture of the panel is completed. However, this method is complicated. [0008]
  • SUMMARY OF THE INVENTION
  • In view of the above, it is an object of the present invention to reduce the light leakage of IPS mode liquid crystal displays. [0009]
  • It is another object of the present invention to prevent thin film transistors from being destroyed by the electrostatic discharge. [0010]
  • It is another object of the present invention to simplify the manufacturing process of IPS mode liquid crystal displays. [0011]
  • It is another object of the present invention to decrease the opening of wires. [0012]
  • It is another object of the present invention to increase the reliability of the contacts between pads and drivers. [0013]
  • These and other objects, features and advantages are provided, according to the present invention, by forming a pixel electrode using a thin single conductive layer, and a data line is formed as a double layer. [0014]
  • The thickness of the single conductive layer forming a pixel electrode may be equal to or less than 1,000 Å. It is more preferable that the thickness of the single conductive layer is equal to or less than 500 Å. The double layer forming a data line may include a lower layer, which is the same as the pixel electrode, and an upper layer having a low resistivity of 15 μΩcm or less. The single layer or the lower layer of the double layer may be formed using a metal having a low resistivity of 15 μΩcm or less, and the upper layer may be formed by a pad material which is not easily broken in the manufacturing process. [0015]
  • A passivation layer which is thick relative to the pixel wire may have relatively flat surface since the pixel wire is relatively thin. The flat surface may give rise to uniform rubbing and thus the light leakage may be reduced. [0016]
  • These and other objects, features and advantages are also provided, according to the present invention, by forming a common signal wire and a gate wire including a gate line, a gate electrode, a gate pad and a gate line connector on a substrate, forming a gate insulating layer over the common signal wire and the gate wire, forming a channel layer and an ohmic contact layer thereon, forming a pixel electrode and a data wire including a source and a drain electrodes, a data line, a data pad and a data line connector using a first conductive layer, forming a passivation layer on the data wire and the pixel electrode, forming a redundant data wire including a redundant data line, a redundant data pad and a redundant data line connector, a redundant gate pad and a redundant gate line connector using a second conductive layer. The redundant data wire is electrically connected to the data wire through the contact holes formed in the passivation layer. The redundant gate pad and the redundant gate line connector are connected to the gate pad and the gate line connector respectively through the contact holes formed in the gate insulating layer and the passivation layer. The redundant gate line connector and the redundant data line connector are connected with each other to short-circuit the gate lines and the data lines on the substrate. [0017]
  • After forming the panel, an alignment layer is printed and rubbed, and the gate line connector and the data line connector are removed by cutting out the edge of the panel. [0018]
  • The pixel electrode may be formed in the step of forming redundant data wire using the second conductive layer instead of the first conductive layer, and the thickness of the pixel electrode may be equal to or less than 500 Å. [0019]
  • The redundant data wire may be formed as a single or a double layer, and the single layer or the upper layer of the double layer may be formed using a pad material which is not easily broken in the manufacturing process.[0020]
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a layout view of a panel for a liquid crystal display according to the first embodiment of the present invention. [0021]
  • FIG. 2 shows a cross-sectional view of the panel illustrated in FIG. 1 taken along the line II-II′. [0022]
  • FIGS. [0023] 3A-3D are cross-sectional views of the intermediate structures of the panel shown in FIGS. 1 and 2 in the manufacturing steps.
  • FIG. 4 is a schematic diagram of the LCD panel according to the second embodiment of the present invention. [0024]
  • FIG. 5 shows a layout view of a panel for a liquid crystal display according to the second embodiment of the present invention. [0025]
  • FIGS. [0026] 6-10 are cross-sectional views of the panel shown in FIG. 5 taken along the lines VI-VI′, VII-VII′, VIII-VIII′, IX-IX′ and X-X′ respectively.
  • FIGS. [0027] 11A-14E are cross-sectional views of the intermediate structures of the panel shown in FIGS. 4-10 in the manufacturing steps.
  • FIGS. [0028] 15A-17E are cross-sectional views of the intermediate structures of the panel for a liquid crystal display according to another embodiment of the present invention.
  • FIG. 18 shows a layout view of a panel for liquid crystal display according to another embodiment of the present invention. [0029]
  • FIGS. [0030] 19-23 are cross-sectional views of the panel shown in FIG. 18 taken along the lines XIX-XIX′, XX-XX′, XXI-XXI′, XXII-XXII′ and XXIII -XXIII′ respectively.
  • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • The present invention will now be described more fully hereinafter with reference to the accompanying drawings, in which preferred embodiments of the present invention are shown. This invention may, however, be embodied in different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. In the drawings, the thickness of layers and regions are exaggerated for clarity. [0031]
  • First, the structure of a panel for a liquid crystal display according to the first embodiment of the present invention will be described. FIG. 1 is a layout view of a panel, and FIG. 2 is a cross-sectional view of the panel illustrated in FIG. 1 taken along the line II-II′. [0032]
  • A gate wire including a transverse gate line [0033] 200 and a gate electrode 210 which is a branch of the gate line 200 is formed on a substrate 100. A common signal wire including a common signal line 300 parallel to the gate line 200 and a plurality of linear common electrodes 310 connected to the common signal line 300 is also formed on the substrate 100. The common electrodes 310 extend toward the gate line 200, and they are spaced apart from each other and parallel to each other.
  • A gate insulating layer [0034] 400 is formed over the gate wire 200 and 210 and the common signal wire 300 and 310.
  • A channel layer [0035] 800 and an ohmic contact layer 910 and 920 are sequentially formed on a portion of the gate insulating layer 400 over the gate electrode 210. The ohmic contact layer has two portions 910 and 920 separated from each other with respect to the gate electrode 210. A longitudinal data line 500 are formed on the gate insulating layer 300, and a source electrode 510, a branch of the data line 500 extending to the gate electrode 210, is formed on one portion 910 of the ohmic contact layer. The data line 500 intersects the gate line 200 near the gate electrode 210, and has a double-layered structure including a lower chromium layer 501 of about 500 Å and an upper aluminum layer 502 of about 2,000 Å, while the source electrode 210 has a single chromium layer. On the gate insulating layer 400, a pixel wire including a transverse pixel electrode line 600 and a plurality of pixel electrodes 610 which are branches of the pixel electrode line 600 extending toward the common signal line 300 is also formed between the gate line 20 and the common electrode line 300. The pixel electrodes 610 and the common electrodes 310 are parallel and spaced apart. A drain electrode 620, which is connected to an end portion of the pixel electrode line 600, is formed on the other portion 920 of the ohmic contact layer. The pixel wire 600 and 610 and the drain electrode 620 are formed of a single chromium layer of about 500 Å.
  • A passivation layer [0036] 700 is formed over the pixel wire 600 and 610, the data line 500, the source and the drain electrodes 510 and 620.
  • Since the data line [0037] 500 has a double-layered structure, although the pixel wire 600 and 610 is relatively thin, for example, has thickness of around 500 Å, the data line 500 may not be easily opened. Accordingly, the passivation layer 700 which is thick relative to the pixel wire 600 and 610 may have relatively flat surface. The flat surface may give rise to uniform rubbing and thus the light leakage may be reduced. The measured contrast ratio of the liquid crystal display according to the first embodiment of the present invention is about 120, while that in the conventional liquid crystal displays is about 60.
  • The thickness of the pixel wire [0038] 600 and 610 may be equal to or less than 1,000 Å, and that of the passivation layer 700 may be 2,000-4,000 Å such that the passivation layer 700 has a relatively flat surface. It is more preferable that the thickness of the pixel wire 600 and 610 is equal to or less than 500 Å. Although the small thickness of the pixel wire 600 and 610 may cause relatively large resistance, it may be allowed for the LCD.
  • The lower layer [0039] 501 and the upper layer 502 forming the data line 500 are not restricted to chromium and aluminum respectively. The lower layer 501 may be made of a conductive material having low resistivity of 15 μΩcm or less, and the upper layer 502 may be made of a pad material which is not easily broken in the manufacturing process.
  • Now, a manufacturing method of the panel according to the first embodiment of the present invention will be described. FIGS. [0040] 3A-3D are cross-sectional views of the intermediate structures of the panel shown in FIGS. 1 and 2 in the manufacturing steps.
  • A metal layer is deposited and patterned to form a gate wire [0041] 200 and 210 and a common signal wire 300 and 310, as shown in FIG. 3A.
  • A gate insulating layer [0042] 400, an intrinsic amorphous silicon layer 800 and a doped amorphous silicon layer 900 are deposited in sequence, and as shown in FIG. 3B, the intrinsic and the doped amorphous silicon layers are patterned together.
  • A chromium layer [0043] 600 of around 500 Å and an aluminum layer of around 2,000 Å are deposited in sequence. As shown in FIG. 3C, the aluminum layer is patterned to form an upper layer 502 of a data line 500. Next, as shown in FIG. 3D, the chromium layer 600 is patterned to form a lower layer 501 of the data line 500, a source electrode 510, a drain electrode 620 and a pixel wire 600 and 610. The doped amorphous silicon layer 900 is etched to form an ohmic contact layer 910 and 920 using the source and the drain electrodes 510 and 620 and the data line 500 as a mask. A passivation layer 700 is deposited thereon, as shown in FIG. 2.
  • Now, the second embodiment of the present invention is described, where a pixel wire and a data wire have small thickness and a relatively thick redundant data pattern connected to the data wire is provided on a passivation layer. [0044]
  • First, the structure of the panel for a liquid crystal display according to the second embodiment will be described. FIG. 4 is a schematic diagram of the LCD panel according to the second embodiment. [0045]
  • As shown in FIG. 4, a plurality of gate lines [0046] 20 extending in a transverse direction are formed on a substrate 100, and a plurality of common signal lines 10 on the substrate 100 are arranged parallel to the gate lines 20. A plurality of gate pads 22, which are connected to external gate drivers (not shown), are formed to be connected to the ends of the gate lines 20. A gate line connector 24 is formed in a longitudinal direction and connected to the gate pads 22 via its branches. A plurality of data lines 60 extending in the longitudinal direction intersect and are insulated from the gate lines 20 and the common signal lines 10. A plurality of data pads 63, which are connected to external data drivers (not shown), are formed to be connected to the ends of the data lines 60. A data line connector 64 is formed in the transverse direction and connected to the data pads 63 via its branches. The gate line connector 24 and the data line connector 64 are connected to each other so that all the wires including the gate lines 20 and the data lines 60 on the substrate 100 are short-circuited.
  • This structure causes the electrostatic charges generated during the manufacturing process to be spread over the substrates, thereby protecting thin film transistors effectively. When manufacture of the panel is completed, the wires are separated by cutting out the gate and the data line connectors [0047] 24 and 64 along the dotted line 200 in FIG. 4.
  • In the meantime, a pixel region is defined by the gate lines [0048] 20 and the data lines 60, and the substrate 100 includes a plurality of pixels. A linear pixel electrode and a linear common electrode, not shown in FIG. 4, are formed alternately in the pixel region, and a thin film transistor connected to the gate line, the data line and the pixel electrode is also formed in the pixel region.
  • Now, the structure of the panel according to the second embodiment will be more fully described. FIG. 5 shows a layout view of a panel for a liquid crystal display according to the second embodiment of the present invention. FIGS. [0049] 6 10 are cross-sectional views of the panel shown in FIG. 5 taken along the lines VI-VI′, VII-VII′, VIII-VIII′, IX-IX′ and X-X′ respectively.
  • As shown in FIGS. [0050] 5-10, a plurality of gate lines 20 extending in a transverse direction are formed on a transparent insulating substrate 100. The end portions of the gate lines 20 are enlarged to form gate pads 22, and several portions of the gate lines 20 serve as gate electrodes 21. A gate line connector 24 extending in a longitudinal direction is formed on the substrate 100 and connected to the gate pads 22 via its branches. A pair of common signal lines 10 and a plurality of spaced apart linear common electrodes 11 connected to both the common signal lines 10 are formed between the gate lines 20 on the substrate 100. The common electrodes 11 extend in the longitudinal direction and are parallel to each other.
  • A gate insulating layer [0051] 30 made of insulator such as silicon nitride is formed over a gate wire 20, 21, 22 and 24 and a common signal wire 10 and 11.
  • A plurality of channel layers [0052] 40 made of semiconductor such as amorphous silicon are formed on portions of the gate insulating layer 30 over the gate electrodes 21. A plurality of ohmic contact layers 51 and 52 made of a material reducing the contact resistance between the channel layers 40 and wires thereon such as heavily doped amorphous silicon are formed on the amorphous silicon layers 40, and each ohmic contact layer is divided into two portions 51 and 52 with respect to the gate electrode 21.
  • A plurality of data lines [0053] 60 are formed on the gate insulating layer 30 and extend longitudinally. The end portions of the data lines 60 are enlarged to form a plurality of data pads 63. A plurality of source electrodes 61 connected to the data lines 60 and drain electrodes 62 are formed on the respective portions of the ohmic contact layers 51 and 52. A pair of the pixel electrode lines 66 are formed on the gate insulating layer 30 and overlap the common signal lines 10. Linear pixel electrodes 65 connected to both the pixel electrode lines 66 are also formed on the gate insulating layer 30 and each pixel electrode 65 is placed between adjacent two of the common electrodes 11. A transverse data line connector 64 is formed on the gate insulating layer 30 and connected to the data pads 63 via its branches.
  • The gate electrode [0054] 21, the gate insulating layer 30, the amorphous silicon layer 40, the ohmic contact layer 51 and 52, and the source and the drain electrodes 61 and 62 form a thin film transistor for switching the display signals from the data line 60 responsive to the scanning signal from the gate line 10. The source electrode 61 is U-shaped while the drain electrode 62 is linear. The end of the drain electrode 62 is placed pointing towards the convex part of the source electrode 61. This arrangement of the source and the drain electrodes 61 and 62 enlarge the on current of the TFT.
  • A passivation layer [0055] 70 made of silicon nitride or the like is formed over the thin film transistor and the remaining data wire 60, 63, 64 and 65. The passivation layer 70 has contact holes 71, 73 and 75 which expose the midportions of the data line 60, the data pad 63 and the data line connector 64 respectively. In addition, the passivation layer 70 and the gate insulating layer have contact holes 72 and 74 exposing the pate pads 22 and the gate line connector 24.
  • A conductor pattern [0056] 80 and 83 which has the similar shape to the data wire 60 and 63 is formed on the passivation layer 70 and connected to the data wire 60 and 63 through the contact holes 71 and 73 in the passivation layer 70. Therefore, the conductor pattern 80 and 83 functions as a redundant data wire. Another conductor pattern having a transverse portion 85 and a longitudinal portion 84 connected to each other is formed on the passivation layer 70. The transverse portion 85 has branches connected to the conductor pattern 83 and connected to the data line connector 64 via the contact holes 75, and the longitudinal portion 84 is connected to the gate line connector 24 through the contact holes 74. Conductor patters 82 are also formed on the passivation layer 70 and connected to the gate pads 22 through the contact holes 72.
  • A manufacturing method of a panel for a liquid crystal display according to the second embodiment of the present invention will be now described. FIGS. [0057] 11A-14E are cross-sectional views of the intermediate structures of the panel shown in FIGS. 4-10 in the manufacturing steps. The manufacturing method according to the second embodiment uses 5 masks. The figures having the view numbers including the capital letters A, B, C, D and E following Arabic numerals correspond to the FIGS. 6-10, respectively.
  • First, as shown in FIGS. [0058] 11A-11E, a metal layer of 3,000 Å is deposited and patterned using a first mask to form a gate wire including a gate line 20, a gate electrode 21, a gate pad 22 and a gate line connector 24 and a common signal wire including a common signal line 10 and common electrodes 11. The gate wire and the common signal wire may be a single layer of chromium, aluminum, aluminum alloy, or molybdenum, etc., or may have a double-layered structure composed of two metal layers.
  • As shown in FIGS. [0059] 12A-12E, a gate insulating layer 30 made of silicon nitride or organic insulating material, etc., a hydrogenated amorphous silicon layer 40 and an n+ hydrogenated amorphous silicon layer 50 heavily doped with n type impurities such as phosphorous are deposited in sequence. The thickness of the three layers are 3,000-5,000 Å, 500-2,000 Å and 500 Å, respectively. The doped amorphous silicon layer 50 and the intrinsic amorphous silicon layer 40 are photo etched using a second mask to have an island shape on the gate electrode 21. As shown in FIGS. 12C and 12D, the gate pad and the data pad are also covered with the gate insulating layer 30.
  • As shown in FIGS. [0060] 13A-13E, a metal layer made of chromium, aluminum alloy or molybdenum having thickness of around 500 Å or less is deposited, and etched using a third mask to form a data wire including a data line 60, a source and a drain electrodes 61 and 62, a data pad 63 and a data line connector 64 and a pixel wire including pixel electrodes line 66 (in FIG. 5) and pixel electrodes 65. Then, the exposed portions of the doped amorphous silicon layer 50 are removed using the data wire as an etch mask to expose the intrinsic amorphous silicon layer 40.
  • As shown in FIGS. [0061] 14A-14E, a silicon nitride or an organic insulating material layer is deposited to a thickness of 1,500-2,500 Å to form a passivation layer 70, and the passivation layer 70 is patterned to form contact holes 71, 73 and 75 exposing the data line 60, the data pad 63 and the data line connector 64 respectively. Contact holes 72 and 74 are also formed by removing portions of the gate insulating layer 30 and the passivation layer 70 on both of the gate pad 22 and the gate line connector 24.
  • As shown in FIGS. [0062] 6-10, a metal layer of 2,000-2,500 Å made of molybdenum, molybdenum alloy or aluminum alloy is deposited and patterned to form conductor patterns 80, 83, 85, 82 and 84. The conductor patterns 80, 83, 85, 82 and 84 may have a double-layered structure.
  • An alignment layer is coated on the substrate and rubbed. The gate line connector and the data line connector are removed by cutting off their branches. [0063]
  • The liquid crystal display according to the second embodiment of the present invention, the thickness of the pixel electrode is preferably about 500 Å or less, and that of the redundant data wire is preferably about 2,000-2,500 Å. The thin pixel electrode enables the passivation layer to have flat surface and thus reduces the light leakage due to the non-uniform rubbing. The thick redundant data wire has relatively small resistance, and thus it reduces the resistance of the data wire as well as prevents the open of the data wire. [0064]
  • In the meantime, since the redundant data wire forms an upper layer of the pad region, a pad material which is not easily broken in the manufacturing process may be used for the redundant data wire in order to improve the contact characteristic between the pad and the external driving integrated circuits. ITO (indium tin oxide) is an example of a pad material. [0065]
  • The redundant wire may have a double-layered structure including an upper ITO layer, such that the contact characteristic between the pad and the external driving integrated circuits is much more improved. [0066]
  • The pixel wire may be formed of the same layer as the redundant data wire. [0067]
  • That is, as shown in FIGS. [0068] 15A-16E. A gate wire including a gate line 20, a gate electrode 21, a gate pad 22 and a gate line connector 24 and a common signal wire including a common signal line 10 and common electrodes 11 are formed. A gate insulating layer 30, a hydrogenated amorphous silicon layer 40 and an n+ hydrogenated amorphous silicon layer 50 are deposited in sequence. The doped amorphous silicon layer 50 and the intrinsic amorphous silicon layer 40 are photo etched. A data wire 60, 61, 62 and 63 is formed on the gate insulating layer 30, and a passivation layer 70 having a contact hole 76 exposing the drain 500 Å or less. In this case, the pixel wire and the redundant data wires are preferably formed of a material suitable for pad such as chromium, molybdenum or molybdenum alloy.
  • In the above embodiments of the present invention, several small portions of the passivation layer on the data wire are removed, and the data wire and the redundant data wire are electrically connected through the removed portions. However, as shown in FIGS. [0069] 18-23, a portion of the passivation layer 70 on the data wire 60, 63 and 64 may be removed completely, and the redundant data wire 80, 83 and 85 may be formed directly on the data wire 60, 63 and 64 to decrease the contact resistance between the data wire and the redundant data wire and to reduce the height difference between the upper surfaces of the redundant data wire and of the passivation layer.
  • In the second embodiment of the present invention, both the gate line connector and the data fine connector are formed to have redundant wires, and the redundant gate line connector (or the longitudinal portion of the conductor pattern) and the redundant data line connector (or the transverse portion of the conductor pattern) which are formed of the same layer are short-circuited. However, one or both of the redundant gate line connector and the redundant data line connector may not be formed, and a conductor pattern connecting the data line connector and the gate line connector may be formed when the redundant data wire is formed. [0070]
  • Since the pixel electrode is formed thin in the liquid crystal displays according to the embodiments of the present invention, the height difference of the upper surfaces of the pixel electrodes and of the common electrodes is compensated by the relatively thick passivation layer formed on the pixel electrode. Therefore, the surfaces of the passivation layer and of the alignment layer thereon are flat and thus the uniform rubbing is possible. Accordingly, the contrast ratio increases due to the decrease of the light leakage. The data wire may have a open-free structure by forming the data wire as a double-layered structure or forming the redundant data wire. The manufacturing process is simple since only 5 masks are used. The contact characteristic between the driver IC (integrated circuit) and the pads is improved by using a pad material, which is not broken easily in the manufacturing process, as the pad or the redundant pad. [0071]
  • In the drawings and specification, there have been disclosed typical preferred embodiments of the invention and, although specific terms are employed, they are used in a generic and descriptive sense only and not for purposes of limitation, the scope of the invention being set forth in the following claims. [0072]

Claims (38)

What is claimed is:
1. A liquid crystal display comprising:
a substrate;
a gate wire which is formed on the substrate and includes a gate line and a gate electrode connected to the gate line;
a common signal wire which is formed on the substrate and includes a common signal line separated from the gate line and a common electrode connected to the common signal line;
a gate insulating layer formed over the gate wire and the common signal wire;
a channel layer formed on a portion of the gate insulating layer over the gate electrode;
a pixel electrode formed spaced apart from the common electrode on the gate insulating layer;
a source and a drain electrodes formed on the channel layer and separated from each other;
a data line which is formed on the gate insulating layer and has a thickness larger than a thickness of the pixel electrode; and
a passivation layer covering the pixel electrode, the source and the drain electrodes and the data line.
2. The liquid crystal display of
claim 1
, wherein the data line has a double-layered structure including a first conductive layer and a second conductive layer.
3. The liquid crystal display of
claim 2
, wherein the first conductive layer has a resistivity of 15 μΩcm or less; and
the second conductive layer is made of a pad material.
4. The liquid crystal display of
claim 2
, wherein the thickness of one of the first and the second conductive layers is equal to or less than 1,000 Å.
5. The liquid crystal display of
claim 4
, wherein the pixel electrode has the thickness of 1,000 Å or less.
6. The liquid crystal display of
claim 5
, wherein the pixel electrode has the thickness of 500 Å or less.
7. The liquid crystal display of
claim 5
, wherein the source and the drain electrodes has the thickness of 1,000 Å or less.
8. The liquid crystal display of
claim 7
, wherein the thickness of the passivation layer is 2,000-4,000 Å.
9. A manufacturing method of a liquid crystal display comprising the steps of:
forming a gate wire and a common signal wire on a substrate;
forming a gate insulating layer over the gate wire and the common wire;
forming a semiconductor layer on the gate insulating layer;
forming a pixel electrode and a data line on the gate insulating layer wherein the thickness of the pixel electrode is smaller than the thickness of the data line; and
forming a passivation layer over the pixel electrode and the data line.
10. The method of
claim 9
, wherein the data line is formed of a first conductive layer and a second conductive layer.
11. The method of
claim 10
, wherein the first conductive layer has resistivity of 15 μΩcm or less; and
the second conductive layer is made of a pad material.
12. The method of
claim 10
, wherein the thickness of the first conductive layer is equal to or less than 1,000 Å.
13. The method of
claim 12
, wherein the thickness of the first conductive layer is equal to or less than 500 Å.
14. The method of
claim 12
, wherein the pixel electrode is formed of the first conductive layer.
15. The method of
claim 14
, wherein the source and the drain electrodes are formed of the first conductive layer.
16. The method of
claim 15
, wherein the thickness of the passivation layer is 2,000-4,000 Å.
17. A liquid crystal display comprising:
a transparent substrate;
a plurality of gate fines formed on the substrate;
a plurality of main data lines which intersect the gate lines and are insulated from the gate lines, wherein the gate lines and the main data lines define a pixel region;
a common electrode and a pixel electrode which are spaced apart from each other and formed in the pixel region;
an insulating layer which is in contact with the main data line and has a first contact hole;
a redundant data line which overlaps the main data line via the insulating layer and is electrically connected to the main data line through the first contact hole in the insulating layer.
18. The liquid crystal display of
claim 17
, further comprising:
a main data pad connected to an end portion of the main data line; and
a redundant data pad formed of the same layer as the redundant data line,
wherein the insulating layer has a second contact hole and the main data pad; and
the redundant data pad are electrically connected through the second contact hole in the insulating layer.
19. The liquid crystal display of
claim 18
, wherein the one of the main data pad and the redundant data pad lies over the other and includes an ITO layer.
20. The liquid crystal display of
claim 17
, further comprising:
a main gate pad connected to an end portion of the gate line; and
a redundant gate pad formed of the same layer as the redundant data line and electrically connected to the main gate pad.
21. The liquid crystal display of
claim 20
, wherein the one of the main gate pad and the redundant gate pad lies over the other and includes an ITO layer.
22. The liquid crystal display of
claim 17
, further comprising:
a main gate line connector connecting the gate tines to each other;
a main data line connector connecting the data lines to each other;
a redundant gate line connector which is electrically connected to the main gate line connector and made of the same layer as the redundant data line; and
a redundant data line connector which is electrically connected to the main data line connector and the redundant gate line connector and made of the same layer as the redundant data line.
23. The liquid crystal display of
claim 17
, wherein one of the main data line and the redundant data line is made of the same layer as the pixel electrode.
24. The liquid crystal display of
claim 23
, wherein the thickness of the pixel electrode is equal to or less than 500 Å.
25. A liquid crystal display comprising:
a substrate;
a gate line formed on the substrate;
a gate electrode which is formed on the substrate and connected to the gate line;
a common electrode which is formed on the substrate and separated from the gate line;
a gate insulating layer formed over the gate line, the gate electrode and the common electrode;
a channel layer formed on a portion of the gate insulating layer over the gate electrode;
an ohmic contact layer which are formed on the channel layer and has two portions separated from each other respect to the gate electrode;
a source and a drain electrodes formed on respective portions of the ohmic contact layer;
a main data line formed on the gate insulating layer and connected to the source electrode;
a pixel electrode which is formed spaced apart from the common electrode on the gate insulating layer in a pixel region defined by the gate line and the main data line, and connected to the drain electrode;
a passivation layer which covers the source and the drain electrodes, the main data line and the pixel electrode and has a first contact hole exposing the main data line; and
a redundant data line which is formed on the passivation layer and electrically connected to the main data line through the first contact hole,
wherein each pixel has at least one pixel electrode and at least one common electrode.
26. The liquid crystal display of
claim 25
, further comprising,
a main data pad connected to an end portion of the main data line; and
a redundant data pad formed of the same layer as the redundant data line,
wherein the passivation layer has a second contact hole; and
the main data pad is electrically connected to the redundant data pad through the second contact hole in the passivation layer.
27. The liquid crystal display of
claim 26
, wherein the redundant data pad includes an ITO layer.
28. The liquid crystal display of
claim 25
, further comprising:
a main gate pad connected to an end portion of the gate line; and
a redundant gate pad formed of the same layer as the redundant data line,
wherein the gate insulating layer and the passivation layer has a third contact hole exposing the main gate pad; and
the main gate pad is electrically connected to the redundant gate pad through the third contact hole in the gate insulating layer and the passivation layer.
29. The liquid crystal display of
claim 28
, wherein the redundant gate pad includes an ITO layer.
30. The liquid crystal display of
claim 25
, further comprising:
a main gate line connector connecting the gate pads to each other;
a redundant gate line connector formed of the same layer as the redundant data line,
wherein the gate insulating layer and the passivation layer has a fourth contact hole exposing the main gate line connector; and
the main gate line connector is electrically connected to the redundant gate line connector through the fourth contact hole in the gate insulating layer and the passivation layer.
31. The liquid crystal display of
claim 30
, further comprising:
a main data line connector connecting the data pads to each other; and
a redundant data line connector formed of the same layer as the redundant data line,
wherein the passivation layer has a fifth contact hole;
the main data line connector is electrically connected to the redundant data line connector through the fifth contact hole in the passivation layer; and
the redundant data line connector is connected to the redundant gate line connector.
32. The liquid crystal display of
claim 25
, wherein the thickness of the pixel electrode is equal to or less than 500 Å.
33. A manufacturing method of a liquid crystal display comprising the steps of:
forming a common signal wire and a gate wire which includes a gate line, a gate electrode, a main gate pad and a main gate line connector;
forming a gate insulating layer over the common signal wire and the gate wire;
forming a channel layer and an ohmic contact layer sequentially on the gate insulating layer;
depositing a first conductive layer;
patterning the first conductive layer to form a pixel electrode and a main data wire which includes a source electrode, a drain electrode, a main data line, a main data pad and a main data line connector;
depositing a passivation layer on the pixel electrode and the main data wire;
forming a first and a second contact holes respectively exposing the main data line and the main data pad in the passivation layer;
depositing a second conductive layer; and
patterning the second conductive layer to form a redundant data wire including a redundant data line, a redundant data pad and a redundant data line connector.
34. The method of
claim 33
, further comprising the steps of:
forming a third and a fourth contact holes respectively exposing the main gate pad and the main gate line connector in the passivation layer and the gate insulating layer; and
forming a redundant gate pad and a redundant gate line connector by patterning the second conductive layer.
35. The method of
claim 34
, wherein the thickness of the pixel electrode is equal to or less than 500 Å.
36. A manufacturing method of a liquid crystal display comprising the steps of:
forming a common signal wire and a gate wire which includes a gate line, a gate electrode, a main gate pad and a main gate line connector;
forming a gate insulating layer over the common signal wire and the gate wire;
forming a channel layer and an ohmic contact layer sequentially on the gate insulating layer;
depositing a first conductive layer;
patterning the first conductive layer to form a main data wire including a source electrode, a drain electrode, a main data line, a main data pad and a main data line connector;
depositing a passivation layer on the main data wire;
forming a first and a second contact holes respectively exposing the main data line and the main data pad in the passivation layer;
depositing a second conductive layer; and
patterning the second conductive layer to form a pixel electrode and a redundant data wire which includes a redundant data line, a redundant data pad and a redundant data line connector.
37. The method of
claim 36
, further comprising the steps of:
forming a third and a fourth contact holes respectively exposing the main gate pad and the main gate line connector in the passivation layer and the gate insulating layer; and
forming a redundant gate pad and a redundant gate line connector by patterning the second conductive layer.
38. The method of
claim 37
, wherein the thickness of the pixel electrode is equal to or less than 500 Å.
US09/804,350 1997-11-20 2001-03-12 Liquid crystal display devices Expired - Lifetime US6411358B2 (en)

Priority Applications (6)

Application Number Priority Date Filing Date Title
KR97-61456 1997-11-20
KR1019970061456A KR100477142B1 (en) 1997-11-20 1997-11-20 A liquid crystal display device and a method of manufacturing the same
KR1019980004562A KR100277501B1 (en) 1998-02-16 A liquid crystal display device and a method of manufacturing the same
KR98-4562 1998-02-16
US09/106,226 US6215541B1 (en) 1997-11-20 1998-06-29 Liquid crystal displays and manufacturing methods thereof
US09/804,350 US6411358B2 (en) 1997-11-20 2001-03-12 Liquid crystal display devices

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US09/804,350 US6411358B2 (en) 1997-11-20 2001-03-12 Liquid crystal display devices
US10/140,139 US6856372B2 (en) 1997-11-20 2002-05-07 Liquid crystal display (LCD) devices having redundant patterns
US10/891,117 US7961263B2 (en) 1997-11-20 2004-07-15 Liquid crystal displays and manufacturing methods thereof

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/106,226 Continuation US6215541B1 (en) 1997-11-20 1998-06-29 Liquid crystal displays and manufacturing methods thereof

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US10/140,139 Continuation US6856372B2 (en) 1997-11-20 2002-05-07 Liquid crystal display (LCD) devices having redundant patterns

Publications (2)

Publication Number Publication Date
US20010040647A1 true US20010040647A1 (en) 2001-11-15
US6411358B2 US6411358B2 (en) 2002-06-25

Family

ID=26633184

Family Applications (4)

Application Number Title Priority Date Filing Date
US09/106,226 Expired - Lifetime US6215541B1 (en) 1997-11-20 1998-06-29 Liquid crystal displays and manufacturing methods thereof
US09/804,350 Expired - Lifetime US6411358B2 (en) 1997-11-20 2001-03-12 Liquid crystal display devices
US10/140,139 Expired - Lifetime US6856372B2 (en) 1997-11-20 2002-05-07 Liquid crystal display (LCD) devices having redundant patterns
US10/891,117 Expired - Fee Related US7961263B2 (en) 1997-11-20 2004-07-15 Liquid crystal displays and manufacturing methods thereof

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US09/106,226 Expired - Lifetime US6215541B1 (en) 1997-11-20 1998-06-29 Liquid crystal displays and manufacturing methods thereof

Family Applications After (2)

Application Number Title Priority Date Filing Date
US10/140,139 Expired - Lifetime US6856372B2 (en) 1997-11-20 2002-05-07 Liquid crystal display (LCD) devices having redundant patterns
US10/891,117 Expired - Fee Related US7961263B2 (en) 1997-11-20 2004-07-15 Liquid crystal displays and manufacturing methods thereof

Country Status (2)

Country Link
US (4) US6215541B1 (en)
TW (1) TWI266923B (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040109099A1 (en) * 2002-12-03 2004-06-10 Lee Chang-Hun Thin film transistor array panel for liquid crystal display
US20050088601A1 (en) * 2001-02-12 2005-04-28 Yun-Bok Lee Array substrate for IPS mode liquid crystal display device and method of fabricating the same
US20060038174A1 (en) * 2004-08-20 2006-02-23 Semiconductor Energy Laboratory Co., Ltd. Display device provided with semiconductor element and manufacturing method thereof, and electronic device installed with display device provided with semiconductor element
US20090180065A1 (en) * 2006-08-08 2009-07-16 Te-Wei Chan Array Panel
CN102810304A (en) * 2012-08-09 2012-12-05 京东方科技集团股份有限公司 Pixel unit, pixel structure, display device and pixel driving method

Families Citing this family (46)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW531686B (en) * 1997-04-11 2003-05-11 Hitachi Ltd Liquid crystal display device
US6215541B1 (en) * 1997-11-20 2001-04-10 Samsung Electronics Co., Ltd. Liquid crystal displays and manufacturing methods thereof
US6207480B1 (en) * 1998-10-29 2001-03-27 Samsung Electronics Co., Inc. Method of manufacturing a thin film transistor array panel for a liquid crystal display
TW413844B (en) * 1998-11-26 2000-12-01 Samsung Electronics Co Ltd Manufacturing methods of thin film transistor array panels for liquid crystal displays and photolithography method of thin films
JP4156115B2 (en) * 1998-12-25 2008-09-24 シャープ株式会社 Matrix wiring substrate and liquid crystal display substrate
US6287899B1 (en) 1998-12-31 2001-09-11 Samsung Electronics Co., Ltd. Thin film transistor array panels for a liquid crystal display and a method for manufacturing the same
US6524876B1 (en) * 1999-04-08 2003-02-25 Samsung Electronics Co., Ltd. Thin film transistor array panels for a liquid crystal display and a method for manufacturing the same
US6678018B2 (en) * 2000-02-10 2004-01-13 Samsung Electronics Co., Ltd. Thin film transistor array substrate for a liquid crystal display and the method for fabricating the same
JP4118484B2 (en) 2000-03-06 2008-07-16 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
JP2001257350A (en) 2000-03-08 2001-09-21 Semiconductor Energy Lab Co Ltd Semiconductor device and its preparation method
JP4118485B2 (en) * 2000-03-13 2008-07-16 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
JP4700160B2 (en) 2000-03-13 2011-06-15 株式会社半導体エネルギー研究所 Semiconductor device
JP4683688B2 (en) 2000-03-16 2011-05-18 株式会社半導体エネルギー研究所 Method for manufacturing liquid crystal display device
JP4393662B2 (en) 2000-03-17 2010-01-06 株式会社半導体エネルギー研究所 Method for manufacturing liquid crystal display device
JP4785229B2 (en) 2000-05-09 2011-10-05 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
JP3427981B2 (en) * 2000-07-05 2003-07-22 日本電気株式会社 The liquid crystal display device and manufacturing method thereof
KR100751185B1 (en) * 2000-08-08 2007-08-22 엘지.필립스 엘시디 주식회사 Liquid Crystal Display Device And Method for Fabricating the same
US6734924B2 (en) 2000-09-08 2004-05-11 Semiconductor Energy Laboratory Co., Ltd. Liquid crystal display device
KR100414222B1 (en) * 2000-10-14 2004-01-07 삼성전자주식회사 In-plane switching type liquid crystal display and method of fabricating the same
US7167226B2 (en) * 2000-11-02 2007-01-23 Semiconductor Energy Laboratory Co., Ltd. Liquid crystal display device having particular configuration of pixel electrodes
KR20020042898A (en) * 2000-12-01 2002-06-08 구본준, 론 위라하디락사 Liquid crystal display device and method of manufacturing thereof
US7071037B2 (en) 2001-03-06 2006-07-04 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
KR100857719B1 (en) * 2001-03-26 2008-09-08 엘지디스플레이 주식회사 Liquid Crystal Display and Fabricating Method Thereof
KR100792466B1 (en) * 2001-05-21 2008-01-08 엘지.필립스 엘시디 주식회사 Array Panel used for a Liquid Crystal Display and Method for Fabricating the same
KR100391157B1 (en) 2001-10-25 2003-07-16 엘지.필립스 엘시디 주식회사 array panel of liquid crystal display and manufacturing method thereof
KR100436181B1 (en) * 2002-04-16 2004-06-12 엘지.필립스 엘시디 주식회사 method for fabricating of an array substrate for a liquid crystal display device
KR100875182B1 (en) * 2002-04-20 2008-12-22 엘지디스플레이 주식회사 A liquid crystal display device and a method of manufacturing the same
US6876420B2 (en) * 2002-06-25 2005-04-05 Lg. Philips Lcd Co., Ltd. In-plane switching mode liquid crystal display device
KR100900543B1 (en) * 2002-11-14 2009-06-02 삼성전자주식회사 Poly silicon thin film transistor and method of fabricating thereof in thin film transisor array panel
KR100905473B1 (en) * 2002-12-03 2009-07-02 삼성전자주식회사 Organic EL display panel and fabricating method thereof
JP3730958B2 (en) * 2002-12-25 2006-01-05 鹿児島日本電気株式会社 Laminated film pattern forming method and laminated wiring electrode
KR100640210B1 (en) * 2002-12-31 2006-10-31 엘지.필립스 엘시디 주식회사 Liquid crystal display device and method for fabricating thereof
KR100955772B1 (en) * 2003-06-20 2010-04-30 엘지디스플레이 주식회사 A array substrate and the fabrication method for LCD
TWI366054B (en) * 2003-06-27 2012-06-11 Samsung Electronics Co Ltd Contact structure of conductive films and thin film transistor array panel including the same
KR100560401B1 (en) 2003-11-04 2006-03-14 엘지.필립스 엘시디 주식회사 Thin film transistor substrate of horizontal electronic field applying type and fabricating method thereof
JP2005257883A (en) 2004-03-10 2005-09-22 Nec Lcd Technologies Ltd Liquid crystal display device
TWI332107B (en) * 2004-03-18 2010-10-21 Au Optronics Corp Pixel structure
KR101061856B1 (en) * 2004-11-03 2011-09-02 삼성전자주식회사 Thin film transistor array panel
KR101186009B1 (en) * 2004-12-30 2012-09-25 엘지디스플레이 주식회사 fabrication method for In-Plane Switching mode LCD and the alignment layer forming method
KR100614323B1 (en) * 2004-12-30 2006-08-21 엘지.필립스 엘시디 주식회사 Liquid crystal display device and method for manufacturing the same
KR101167304B1 (en) * 2004-12-31 2012-07-19 엘지디스플레이 주식회사 Thin film transistor substrate of fringe field switch type and fabricating method thereof
JP4863102B2 (en) * 2005-06-24 2012-01-25 Nltテクノロジー株式会社 Liquid crystal drive electrode, liquid crystal display device, and manufacturing method thereof
TWI308248B (en) * 2005-11-09 2009-04-01 Au Optronics Corp Display device and configuration of common electrode thereof
KR101232160B1 (en) * 2006-06-16 2013-02-12 엘지디스플레이 주식회사 Display device and method for fabricating of the same
CN105974692A (en) * 2016-07-25 2016-09-28 京东方科技集团股份有限公司 Array substrate and liquid crystal display panel
GB2566673A (en) * 2017-07-21 2019-03-27 Flexenable Ltd Thin-film transistor (TFT) architecture for liquid crystal displays

Family Cites Families (38)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6321907B2 (en) 1979-12-25 1988-05-10 Citizen Watch Co Ltd
FR2585167B1 (en) * 1985-07-19 1993-05-07 Gen Electric redundant conductor structures for liquid crystal displays is placed by field effect transistors in thin layer
FI74871B (en) 1986-06-26 1987-12-31 Sinisalo Sport Oy Skyddsklaede.
JPH0691252B2 (en) * 1986-11-27 1994-11-14 日本電気株式会社 Thin film transistor array
JPS6437535A (en) 1987-07-31 1989-02-08 Sumitomo Metal Ind Thin film semiconductor element
JP2610328B2 (en) 1988-12-21 1997-05-14 株式会社東芝 A method of manufacturing a liquid crystal display element
DE4042747B4 (en) 1990-01-09 2009-10-08 Merck Patent Gmbh Electro-optical liquid crystal switching element
JP2907629B2 (en) 1992-04-10 1999-06-21 松下電器産業株式会社 The liquid crystal display panel
JP2940354B2 (en) 1992-09-18 1999-08-25 株式会社日立製作所 The liquid crystal display device
JP2530990B2 (en) * 1992-10-15 1996-09-04 富士通株式会社 The method of manufacturing the thin film transistor matrix
JP3123273B2 (en) 1992-12-28 2001-01-09 株式会社日立製作所 Active matrix liquid crystal display device and manufacturing method thereof
JP3051280B2 (en) 1993-05-20 2000-06-12 シャープ株式会社 The liquid crystal display device
JP2701698B2 (en) 1993-07-20 1998-01-21 株式会社日立製作所 The liquid crystal display device
JPH07120792A (en) 1993-08-31 1995-05-12 Toshiba Corp Liquid crystal display element
JP3366703B2 (en) 1993-10-06 2003-01-14 株式会社ネオックスラボ Method of manufacturing a sun visor for vehicles
KR0173692B1 (en) * 1993-10-06 1999-03-20 모리시타 요이찌 Manufacturing method of thin film transistor
JP2876963B2 (en) 1993-12-15 1999-03-31 日本電気株式会社 Semiconductor device
TW321731B (en) * 1994-07-27 1997-12-01 Hitachi Ltd
JPH08220518A (en) 1995-02-15 1996-08-30 Hitachi Ltd Liquid crystal display and its manufacture
TW354380B (en) * 1995-03-17 1999-03-11 Hitachi Ltd A liquid crystal device with a wide visual angle
US5774099A (en) 1995-04-25 1998-06-30 Hitachi, Ltd. Liquid crystal device with wide viewing angle characteristics
JPH095701A (en) 1995-06-21 1997-01-10 Hitachi Ltd Liquid crystal display device
TW460728B (en) * 1995-08-03 2001-10-21 Hitachi Ltd Color LCD
JP3465835B2 (en) 1995-08-21 2003-11-10 松下電器産業株式会社 Active matrix liquid crystal display device
US6049369A (en) * 1995-09-11 2000-04-11 Hitachi, Ltd. Parallel-field TFT LCD having reference electrodes and a conductive layer
JP3632934B2 (en) 1995-10-04 2005-03-30 株式会社 日立ディスプレイズ Active matrix liquid crystal display device
JP3458562B2 (en) 1995-10-12 2003-10-20 株式会社日立製作所 The liquid crystal display device and manufacturing method thereof
JPH09146108A (en) 1995-11-17 1997-06-06 Semiconductor Energy Lab Co Ltd Liquid crystal display device and its driving method
KR100212288B1 (en) * 1995-12-29 1999-08-02 윤종용 Thin film transistor and manufacture thereof
JPH09269497A (en) 1996-01-31 1997-10-14 Hosiden Corp Liquid crystal display element
JP3170446B2 (en) 1996-02-27 2001-05-28 シャープ株式会社 Active matrix substrate and a liquid crystal display device
JP3877798B2 (en) 1996-02-29 2007-02-07 コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィKoninklijke Philips Electronics N.V. Liquid crystal display
JP3712774B2 (en) 1996-03-29 2005-11-02 コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィKoninklijke Philips Electronics N.V. The liquid crystal display element
JPH09266179A (en) * 1996-03-29 1997-10-07 Nec Corp Tungsten alloy electrode and interconnection
JPH09297310A (en) * 1996-05-01 1997-11-18 Stanley Electric Co Ltd Liquid crystal display element and its production
US6133977A (en) * 1997-10-21 2000-10-17 Samsung Electronics Co., Ltd. Liquid crystal displays having common electrode overlap with one or more data lines
US5907379A (en) * 1996-10-21 1999-05-25 Samsung Electronics Co., Ltd. In-plane switching liquid crystal display having high aperture ratio
US6215541B1 (en) * 1997-11-20 2001-04-10 Samsung Electronics Co., Ltd. Liquid crystal displays and manufacturing methods thereof

Cited By (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7567326B2 (en) * 2001-02-12 2009-07-28 Lg Display Co., Ltd. IPS mode liquid crystal display device having an alignment layer on a plurality of pixel electrodes
US20050088601A1 (en) * 2001-02-12 2005-04-28 Yun-Bok Lee Array substrate for IPS mode liquid crystal display device and method of fabricating the same
US20110216279A1 (en) * 2002-12-03 2011-09-08 Lee Chang-Hun Thin film transistor array panel for liquid crystal display
US7317503B2 (en) * 2002-12-03 2008-01-08 Samsung Electronics Co., Ltd. Thin film transistor array panel for liquid crystal display
US20080088786A1 (en) * 2002-12-03 2008-04-17 Lee Chang-Hun Thin film transistor array panel for liquid crystal display
US7944537B2 (en) 2002-12-03 2011-05-17 Samsung Electronics Co., Ltd. Thin film transistor array panel for liquid crystal display
US20100039599A1 (en) * 2002-12-03 2010-02-18 Lee Chang-Hun Thin film transistor array panel for liquid crystal display
US7609351B2 (en) * 2002-12-03 2009-10-27 Samsung Electronics Co., Ltd. Thin film transistor array panel for liquid crystal display
US20040109099A1 (en) * 2002-12-03 2004-06-10 Lee Chang-Hun Thin film transistor array panel for liquid crystal display
US8467025B2 (en) 2002-12-03 2013-06-18 Samsung Display Co., Ltd. Thin film transistor array panel for liquid crystal display
US7759735B2 (en) * 2004-08-20 2010-07-20 Semiconductor Energy Laboratory Co., Ltd. Display device provided with semiconductor element and manufacturing method thereof, and electronic device installed with display device provided with semiconductor element
US8003420B2 (en) 2004-08-20 2011-08-23 Semiconductor Energy Laboratory Co., Ltd. Display device provided with semiconductor element and manufacturing method thereof, and electronic device installed with display device provided with semiconductor element
US20060038174A1 (en) * 2004-08-20 2006-02-23 Semiconductor Energy Laboratory Co., Ltd. Display device provided with semiconductor element and manufacturing method thereof, and electronic device installed with display device provided with semiconductor element
US20100279449A1 (en) * 2004-08-20 2010-11-04 Semiconductor Energy Laboratory Co., Ltd. Display device provided with semiconductor element and manufacturing method thereof, and electronic device installed with display device provided with semiconductor element
US20090180065A1 (en) * 2006-08-08 2009-07-16 Te-Wei Chan Array Panel
US8189155B2 (en) * 2006-08-08 2012-05-29 Au Optronics Corp. Array panel
CN102810304A (en) * 2012-08-09 2012-12-05 京东方科技集团股份有限公司 Pixel unit, pixel structure, display device and pixel driving method

Also Published As

Publication number Publication date
US6411358B2 (en) 2002-06-25
US20020126232A1 (en) 2002-09-12
US7961263B2 (en) 2011-06-14
US20040257511A1 (en) 2004-12-23
US6215541B1 (en) 2001-04-10
TWI266923B (en) 2006-11-21
US6856372B2 (en) 2005-02-15

Similar Documents

Publication Publication Date Title
US7537977B2 (en) Method for manufacturing a thin film transistor array panel for a liquid crystal display and a photolithography method for fabricating thin films
KR100456151B1 (en) Thin film transistor array substrate and method of manufacturing the same
US6642074B2 (en) Method for manufacturing thin film transistor array panel for LCD having a quadruple layer by a second photolithography process
KR100436181B1 (en) method for fabricating of an array substrate for a liquid crystal display device
US7139045B2 (en) Thin film transistor array panel for a liquid crystal display and a method for manufacturing the same
US6177970B1 (en) In-plane switching mode liquid crystal display and a method manufacturing the same
KR100250853B1 (en) Array circuit board and manufacturing method for display
US7396695B2 (en) Wire structure, a thin film transistor substrate of using the wire structure and a method of manufacturing the same
KR100796749B1 (en) A thin film transistor array substrate for a liquid crystal display
KR100333273B1 (en) The array substrate of TFT type liquid crystal display device and a method of fabricating the same
CN1165970C (en) Thin film transistor array panel for liquid crystal display and making method thereof
JP4354542B2 (en) Liquid crystal display device and manufacturing method thereof
KR100507271B1 (en) LCD having high aperture ratio and high transmittance and method for manufacturing the same
JP3740514B2 (en) Method for manufacturing fringe field drive mode liquid crystal display device
US6028653A (en) Active matrix liquid crystal display panel having an improved numerical aperture and display reliability and wiring designing method therefor
US20020101548A1 (en) Structure of a liquid crystal display and the method of manufacturing the same
US20020113934A1 (en) Array substrate and display unit using it and production method for array substrate
KR100270467B1 (en) Active matrix substrate of lcd and its fabrication method
US5828433A (en) Liquid crystal display device and a method of manufacturing the same
KR100679518B1 (en) Array substrate for Liquid crystal display and method for fabricating thereof
US5920083A (en) Thin-film transistor display devices having coplanar gate and drain lines
US6710408B2 (en) Thin film transistor array substrate for liquid crystal display structure
US7129105B2 (en) Method for manufacturing thin film transistor array panel for display device
US7872699B2 (en) Thin film transistor array panel and liquid crystal display including the panel
US7336336B2 (en) Thin film transistor array substrate, method of fabricating the same, liquid crystal display panel having the same and fabricating method thereof

Legal Events

Date Code Title Description
STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

AS Assignment

Owner name: SAMSUNG DISPLAY CO., LTD., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SAMSUNG ELECTRONICS CO., LTD.;REEL/FRAME:028984/0774

Effective date: 20120904

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SAMSUNG DISPLAY CO., LTD.;REEL/FRAME:031909/0739

Effective date: 20130916