US20010009788A1 - Layered dielectric on silicon carbide semiconductor structures - Google Patents

Layered dielectric on silicon carbide semiconductor structures Download PDF

Info

Publication number
US20010009788A1
US20010009788A1 US09/781,732 US78173201A US2001009788A1 US 20010009788 A1 US20010009788 A1 US 20010009788A1 US 78173201 A US78173201 A US 78173201A US 2001009788 A1 US2001009788 A1 US 2001009788A1
Authority
US
United States
Prior art keywords
layer
silicon carbide
silicon dioxide
silicon
dielectric
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US09/781,732
Other versions
US6437371B2 (en
Inventor
Lori Lipkin
John Paimour
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Wolfspeed Inc
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to US09/781,732 priority Critical patent/US6437371B2/en
Publication of US20010009788A1 publication Critical patent/US20010009788A1/en
Priority to US10/083,071 priority patent/US6528373B2/en
Application granted granted Critical
Publication of US6437371B2 publication Critical patent/US6437371B2/en
Anticipated expiration legal-status Critical
Assigned to WOLFSPEED, INC. reassignment WOLFSPEED, INC. CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: CREE, INC.
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7802Vertical DMOS transistors, i.e. VDMOS transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/0445Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising crystalline silicon carbide
    • H01L21/045Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising crystalline silicon carbide passivating silicon carbide surfaces
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/0445Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising crystalline silicon carbide
    • H01L21/048Making electrodes
    • H01L21/049Conductor-insulator-semiconductor electrodes, e.g. MIS contacts
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/40Capacitors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/408Electrodes ; Multistep manufacturing processes therefor with an insulating layer with a particular dielectric or electrostatic property, e.g. with static charges or for controlling trapped charges or moving ions, or with a plate acting on the insulator potential or the insulator charges, e.g. for controlling charges effect or potential distribution in the insulating layer, or with a semi-insulating layer contacting directly the semiconductor surface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/51Insulating materials associated therewith
    • H01L29/511Insulating materials associated therewith with a compositional variation, e.g. multilayer structures
    • H01L29/513Insulating materials associated therewith with a compositional variation, e.g. multilayer structures the variation being perpendicular to the channel plane
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/51Insulating materials associated therewith
    • H01L29/517Insulating materials associated therewith the insulating material comprising a metallic compound, e.g. metal oxide, metal silicate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66053Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide
    • H01L29/6606Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide the devices being controllable only by variation of the electric current supplied or the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. two-terminal devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66053Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide
    • H01L29/66068Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/861Diodes
    • H01L29/8611Planar PN junction diodes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/92Capacitors with potential-jump barrier or surface barrier
    • H01L29/94Metal-insulator-semiconductors, e.g. MOS
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/16Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System
    • H01L29/1608Silicon carbide
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/51Insulating materials associated therewith
    • H01L29/518Insulating materials associated therewith the insulating material containing nitrogen, e.g. nitride, oxynitride, nitrogen-doped material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Definitions

  • the present invention relates to high power, high field, or high temperature silicon carbide devices and in particular relates to insulated gate field effect transistors, device passivation, and field insulation.
  • This invention was developed under Army Research Laboratories contract number DAAL01-98-C-0018. The government may have certain rights in this invention.
  • the present invention relates to silicon carbide devices particularly insulated gate devices and devices that incorporate device passivation, edge termination, or field insulation, and that are formed in silicon carbide because of silicon carbide's advantageous physical and electronic characteristics.
  • silicon carbide offers a number of physical, chemical and electronic advantages. Physically, the material is very hard and has an extremely high melting point, giving it robust physical characteristics. Chemically, silicon carbide is highly resistant to chemical attack and thus offers chemical stability as well as thermal stability. Perhaps most importantly, however, silicon carbide has excellent electronic properties, including high breakdown field, a relatively wide band gap (about 2.9 eV at room temperature for the 6H polytype), high saturated electron drift velocity, giving it significant advantages with respect to high power operation, high temperature operation, radiation hardness, and absorption and emission of high energy photons in the blue, violet, and ultraviolet regions of the spectrum.
  • a “power” device is one that is designed and intended for power switching and control or for handling high voltages and large currents, or both.
  • “high field” and “high temperature” are relative in nature and often used in somewhat arbitrary fashion, “high field” devices are generally intended to operate in fields of 1 or more megavolts per centimeter, and “high temperature” devices generally refer to those operable above the operating temperatures of silicon devices; i.e., at least 200° C. and preferably 250°-400° C., or even higher.
  • the main concerns include the absolute values of power that the device can (or must) handle, and the limitations on the device's operation that are imposed by the characteristics and reliability of the materials used.
  • Silicon carbide-based insulated gate devices particularly oxide-gated devices such as MOSFETs, must, of course, include an insulating material in order to operate as IGFETs.
  • MIS capacitors require insulators.
  • silicon dioxide SiO 2
  • silicon dioxide provides an excellent insulator with a wide band gap and a favorable interface between the oxide and the silicon carbide semiconductor material.
  • silicon dioxide is favored as the insulating material in a silicon carbide IGFET.
  • silicon dioxide tends to electrically break down; i.e., to develop defects, including traps that can create a current path from the gate metal to the silicon carbide.
  • silicon dioxide becomes unreliable under the application of high electric fields or high temperatures (250°-400° C.) that are applied for relatively long time periods; i.e., years and years. It will be understood, of course, that a reliable semiconductor device should have a statistical probability of operating successfully for tens of thousands of hours.
  • passivation also represents a challenge for structures other than insulated gates.
  • junctions in devices such as mesa and planar diodes (or the Schottky contact in a metal-semiconductor FET) produce high fields that are typically passivated by an oxide layer, even if otherwise non-gated.
  • oxide layer can suffer all of the disadvantages noted above under high field or high temperature operation.
  • IGFET devices formed in silicon carbide using silicon dioxide as the insulator tend to fall short of the theoretical capacity of the silicon carbide because of the leakage and the potential electrical breakdown of the silicon dioxide portions of the device.
  • the invention meets this object with a dielectric structure for silicon carbide devices that comprises a layer (or device) of silicon carbide, a layer of silicon dioxide on the silicon carbide layer, a layer of another insulating material on the silicon dioxide layer, with the insulating material having a dielectric constant higher than the dielectric constant of silicon dioxide, and a gate contact (for gated devices) to the insulating material.
  • the dielectric structure includes a capping layer of SiO 2 between the high dielectric and the gate.
  • the invention provides insulated gate devices such as MISFETs that incorporate the inventive dielectric structure as the gate insulator.
  • the invention provides passivation, edge termination, or field insulation for silicon carbide devices.
  • the invention provides a high power semiconductor device for which the active portions are formed of silicon carbide, and that include passivation portions that experience high fields under an applied potential. These passivation portions are in turn formed of a layer of silicon dioxide on a portion of the silicon carbide, a layer of another insulating material on the silicon dioxide that has a dielectric constant higher than the dielectric constant of silicon dioxide, and a capping layer of silicon dioxide on the high dielectric layer.
  • FIG. 1 is a cross-sectional view of a first embodiment of the present invention
  • FIG. 2 is a similar view of a second embodiment of the invention.
  • FIG. 3 is a cross-sectional view of an IGFET according to the present invention.
  • FIG. 4 is a cross-sectional view of an MIS capacitor according to the present invention.
  • FIG. 5 is a comparison plot of electron mobility versus gate voltage for conventional thermal oxides and insulators according to the present invention
  • FIG. 6 is a cross-sectional view of a planar diode passivated according to the present invention.
  • FIG. 7 is a comparative plot of device lifetimes versus electric field.
  • the present invention is a dielectric structure for wide bandgap semiconductor materials and related devices formed from such materials.
  • a device structure according to the present invention in particular a basic MIS capacitor, is illustrated in FIG. 1 and is broadly designated at 10 .
  • the structure comprises a layer of silicon carbide 11 which can be a substrate portion or an epitaxial layer of silicon carbide.
  • the manufacture of such single crystal silicon carbide substrates and the various epitaxial layers can be carried out according to various techniques described in U.S. patents that are commonly assigned (or licensed) with the present invention. These include but are not necessarily limited to U.S. Pat.No. Re. 34,861; U.S. Pat. Nos.
  • the substrate or epitaxial layer can be selected from among the 3C, 4H, 6H, and 15R polytypes of silicon carbide with the 4H polytype being generally preferred for high power devices. In particular, the higher electron mobility of the 4H polytype makes it attractive for vertical-geometry devices.
  • the device structure 10 next includes a layer of silicon dioxide 12 on the silicon carbide layer. Silicon dioxide has an extremely wide bandgap (about 9 eV at room temperature) and forms an excellent physical and electronic interface with silicon carbide. Thus, it is a preferred insulator for many purposes with the exception that, as noted in the Field and Background, it can exhibit characteristic weaknesses at high temperatures under high fields.
  • the invention further includes a layer 13 of another insulating material on the silicon dioxide layer 12 .
  • the layer 13 is selected as having a dielectric constant ( ⁇ ) higher than the dielectric constant of silicon dioxide, and also has physical and chemical characteristics that enable it to withstand the high temperature operation for which the silicon carbide portion of the device is intended.
  • the high dielectric material is selected from (but not limited to) the group consisting of silicon nitride, barium strontium titanate ((Ba,Sr)TiO 3 ), titanium dioxide (TiO 2 ), tantalum pentoxide (Ta 2 O 5 ), aluminum nitride (AlN), and oxidized aluminum nitride, with silicon nitride and oxidized aluminum nitride being particularly preferred, and with silicon nitride (Si 3 N 4 ) being most preferred.
  • the gate contact 14 is made to the insulating material layer 13 for permitting a bias to be applied to the device structure.
  • FIG. 2 illustrates a second embodiment of the device (also a MIS capacitor) broadly designated at 15 .
  • the second embodiment includes a silicon carbide layer 16 (epitaxial or substrate), the first silicon dioxide layer 17 , the insulating material 20 selected according to the criteria noted above, and a second layer of silicon dioxide 21 between the gate contact 22 and the insulating layer 20 .
  • the second silicon dioxide layer 21 provides a barrier to prevent charge from passing between the gate metal and the high dielectric material.
  • the silicon dioxide layers 12 or 17 are thermally formed following which the insulating layers 13 or 20 are deposited by chemical vapor deposition (CVD).
  • the insulating layers can, however, be formed by any appropriate technique, e.g., certain oxides can be formed by sputter-depositing a metal and then oxidizing it.
  • Si 3 N 4 can be deposited by plasma-enhanced CVD (PECVD). Because the SiO 2 layer 12 or 17 serves to prevent tunneling, it does not need to be exceptionally thick. Instead, the SiO 2 layer is preferably maintained rather thin so that the extent of thermal oxidation can be limited. As recognized by those familiar with these materials, implantation can affect the manner in which SiC oxidizes.
  • the resulting oxidized portions will differ in thickness from one another, a characteristic that can be disadvantageous in certain circumstances. Accordingly, limiting the extent of oxidation helps minimize or eliminate such problems.
  • the oxide can be deposited (e.g., by CVD) to avoid the problem altogether.
  • the first silicon dioxide layer 17 or 12 is no more than about 100 angstroms thick while the layer of insulating material ( 13 or 20 ) can be about 500 angstroms thick.
  • each of the oxide layers represents between about 0.5 and 33 percent of the total thickness of the passivation structure, with the insulating material making up the remainder.
  • the oxide layers are each about 20 percent of the total thickness and the preferred nitride insulator is about 60 percent of the total thickness.
  • FIG. 3 shows an IGFET broadly designated at 24 with a first silicon carbide portion 25 having a first conductivity type.
  • a gate insulator structure according to the present invention is on the first silicon carbide portion 25 and is designated by the brackets 26 .
  • the gate insulator includes the layer of silicon dioxide 27 and the layer of an insulating material 30 that has the dielectric constant higher than the dielectric constant of silicon carbide.
  • the insulator 26 further includes the second layer 31 of silicon dioxide.
  • a gate contact 32 and respective second and third portions of silicon carbide 33 and 34 that have the opposite conductivity type from the first silicon carbide portion 25 .
  • Respective ohmic contacts 35 and 36 are made to the portions 33 and 34 to form the source and drain portions of the FET.
  • devices such as the IGFET 24 can be segregated from one another using a field oxide 37 .
  • the field oxide portions 37 serve to segregate the device from other devices.
  • the field oxide is not directly electronically related to the gate insulator portion 26 , the insulator structure of the present invention can provide similar advantages as a field insulator.
  • FIG. 4 illustrates an MIS capacitor according to the present invention and in particular a variable capacitance device analogous to that set forth in U.S. Pat. No. 4,875,083, the contents of which are incorporated herein by reference.
  • the capacitor in FIG. 4 is broadly designated at 40 and comprises a doped silicon carbide portion 41 and a capacitance insulator portion on the dope silicon carbide portion.
  • the capacitance insulator portion includes a layer of silicon dioxide 42 on the silicon carbide portion, a layer 43 of the other insulating material with the dielectric constant higher than the dielectric constant of silicon dioxide.
  • the capacitor 40 also includes the second layer 44 of silicon dioxide between the other insulating material layer 43 and the gate contact that is illustrated at 45 .
  • the contact 45 can be made of metal or an appropriate conductive semiconductor such as polysilicon that is sufficiently doped to give the required contact characteristics.
  • An ohmic contact 46 which in the illustrated embodiment forms a ring, two sections of which are shown in the cross-sectional view of FIG. 4, is made to the doped silicon carbide portion 41 so that a bias applied to the metal contact 45 variably depletes the doped silicon carbide portion 41 to correspondingly vary the capacitance of the capacitor 40 .
  • field oxide portions 47 can also be typically included to segregate the device from its neighbors. As noted above, the portions 47 can also incorporate the dielectric structure of the present invention.
  • FIGS. 1 - 4 and 6 are exemplary, rather than limiting, in their representations of various insulated gate and metal-insulator-semiconductor structures.
  • FIGS. 1 - 4 and 6 show generally planar structures and devices, it will be understood that the insulator structures of the present invention can be applied to a wider variety of device geometries, for example UMISFETs.
  • Other gated structures for which the dielectric structure of the invention is useful include MISFETs, insulated gate bipolar transistors (IGBTs), MOS-turn off thyristors (MTOs), MOS-controlled thyristors (MCTs) and accumulation FETs (ACCUFETs).
  • Non-gated structures for which the invention can provide enhanced passivation, edge termination, or field insulation include p-i-n diodes, Schottky rectifiers, and metal-semiconductor field-effect transistors (MESFETs).
  • the invention also provides the same advantages for particular structures including lateral power MOSFETs and double diffused MOSFETs (DMOSFETs), which are vertically oriented devices (i.e., with source and drain on opposite surfaces of the substrate).
  • DMOSFETs double diffused MOSFETs
  • Exemplary devices are described in U.S. Pat. Nos. 5,506,421 and 5,726,463; the contents of both of which are incorporated entirely herein by reference. Additional exemplary devices are set forth in co-pending U.S. application Ser. Nos. 08/631,926 filed Apr. 15, 1996 (“Silicon Carbide CMOS and Method of Fabrication”); 09/093,207 filed Jun.
  • FIG. 8 illustrates a double-diffused or double-implanted MOSFET broadly designated at 60 that incorporates the insulator structure of the present invention.
  • the transistor source is formed by n+ regions 61 within p-type wells 62 which are incorporated into a silicon carbide portion shown as the epitaxial layer 63 in the manner described in the above-referenced applications.
  • the region 63 represents the drain drift region of the transistor with the n+ drain being illustrated at 64 , a drain contact at 65 , and an appropriate wire lead at 66 .
  • the source contacts are respectively shown at 67 with their wire leads 70 .
  • the gate insulator structure is formed according to the present invention and in preferred embodiments includes the first silicon dioxide layer 71 , a silicon nitride layer 72 , and a second silicon dioxide layer 73 .
  • a gate metal contact 74 and its wire lead 75 complete the structure.
  • the p-type regions 62 are depleted to form an inversion layer when a bias is applied to the gate contact 74 .
  • the drain portion 64 were to be changed in this structure from n+ conductivity to p-type conductivity, the resulting illustration would represent an insulated gate bipolar transistor (IGBT).
  • IGBT insulated gate bipolar transistor
  • the illustrated structures improve the gate or field passivation by layering the second dielectric material over the silicon dioxide.
  • the silicon dioxide continues to provide a large electrical barrier (i.e., its 9 eV bandgap) on silicon carbide and prevents the layered dielectric from leaking current.
  • the additional dielectric material (with its higher dielectric constant) improves the high temperature and high field reliability as compared to a single dielectric layer.
  • the layered dielectric combines the functional strengths of the two different materials to form a better dielectric on silicon carbide than could be attained with a single material.
  • silicon dioxide forms a better interface, in terms of electrically charged or active states, with silicon carbide than does any other dielectric material.
  • the dielectric constant of the material selected to be layered with the silicon dioxide is an important consideration because the field in the dielectric will be directly related to the field in the nearby silicon carbide and further related to the ratio of the dielectric constants of the layered dielectric and the silicon carbide.
  • Table 1 summarizes the dielectric constant for some common semiconductor devices and also lists silicon carbide as the figure of merit.
  • the Critical Field represents the field strength at which the material will break down immediately.
  • the Operating Field (E 0 ) is the highest field that is expected to cause little or no degradation to the dielectric for a satisfactory time period, e.g., at least 10 years.
  • the invention improves the reliability of the gate or field passivation on silicon carbide by utilizing a dielectric material with a higher dielectric constant than silicon dioxide.
  • Gauss' Law requires the field in the dielectric to be the field in the semiconductor multiplied by a factor of ( ⁇ semiconductor / ⁇ dielectric ). Accordingly, materials with dielectric constants higher than the dielectric constant of silicon carbide will have a lower electric field than the nearby silicon carbide. Accordingly, a critical measure of a material's applicability as a gate dielectric or passivating material for power devices is the product of field strength (E) and dielectric constant ( ⁇ ). Ideally the product of ⁇ E would exceed that of silicon carbide.
  • Table 1 lists several dielectrics that could be potentially layered with silicon dioxide to create an insulator structure that has better electrical characteristics than either of the two materials alone. Nevertheless, additional materials may be used in a dielectric structure and the selection is not limited to those in Table 1.
  • the layered dielectric of the invention has four important characteristics that enable silicon carbide MIS devices to operate at high temperatures or at high gate voltages: First, the bulk of the dielectric can be deposited, thus avoiding thermal consumption of SiC. As noted earlier, thermally grown silicon dioxide tends to consume silicon carbide more rapidly over implanted regions thus resulting in a physical step and higher fields at the edge of an implanted region. Second, the SiO 2 portion of the insulator structure has a high quality interface with silicon carbide. Third, the multilayer structure minimizes leakage currents at high temperatures (250-400° C.). Fourth, the non-SiO 2 portion contributes a relatively high dielectric constant thus lowering the field in the non-SiO 2 dielectric as dictated by Gauss' Law.
  • the physical thickness of the layered dielectric of the invention generally will be different than that of a single dielectric layer, with the difference being determined by the ratios of the dielectric constants.
  • the layered dielectric is most preferably structured with silicon dioxide as the bottom layer (i.e., the one in contact with the silicon carbide), because this is required for acceptable leakage currents at high temperatures.
  • Capacitors were fabricated using the materials in Table 2 and including those of the present invention.
  • a three-step process was used to produce respective silicon dioxide, silicon nitride, and silicon dioxide layers.
  • high quality silicon dioxide was thermally grown on silicon carbide in an oxidation furnace to a thickness of about 100 angstroms ( ⁇ ).
  • a preferred oxidation technique is set forth in co-pending and commonly assigned application Ser. No. 08/554,319, filed Nov. 8, 1995, for “Process for Reducing Defects in Oxide Layers on Silicon Carbide,” the contents of which are incorporated entirely herein by reference.
  • nitride layer was deposited using low pressure chemical vapor deposition (LPCVD) with silane (SiH 4 ) and ammonia (NH 3 ) as the source gases. This nitride layer was then oxidized in a wet ambient atmosphere at 950° C. for three hours to form a second layer of silicon dioxide that was between about 50 and 100 angstroms thick.
  • LPCVD low pressure chemical vapor deposition
  • SiH 4 silane
  • NH 3 ammonia
  • a dielectric must have high reliability for high temperature high field device passivation applications, such reliability represents a necessary, but not a sufficient characteristic, to make it applicable for the gate layer of an MIS device.
  • charged bulk defects and electrically active interface defects must be minimized. Charged bulk defects will tend to cause voltage shifts in the device, while electrically active interface defects will degrade the channel mobility.
  • Fixed oxide charge Charged bulk defects are traditionally referred to as “fixed oxide charge” and are measured by the flatband voltage determined by a room temperature high frequency capacitance-voltage (CV) curve. Any difference between the actual voltage at which flatband capacitance occurs and the ideal value, accounting for metal-semiconductor work functions, is attributed to this fixed oxide charge.
  • CV capacitance-voltage
  • the term “fixed” oxide charge is a misnomer. This calculated charge density includes contributions from interface states, many of which appear fixed at room temperature. For this reason, this calculated charge density is referred to herein as a “net” oxide charge.
  • interface states Electrically active defects at the dielectric-semiconductor interface are termed interface states. These states can severely degrade the channel mobility of an MIS devices by either trapping and releasing the electrons, or by providing a charged site which would apply a force normal to the current flow. Either of these effects will inhibit current flow and subsequently reduce the channel mobility.
  • Table 3 compares the net oxide charge densities and minimum measured interface state densities of the various capacitors.
  • Insulator 6H P-type 6H N-type 4H N-type Net Oxide Charge (10 11 cm ⁇ 2 ) Thermal SiO 2 6.9 ⁇ 10.8 ⁇ 26 LPCVD SiO 2 7.5 ⁇ 11.5 ⁇ 29 Silicon Nitride Leaky ⁇ 9.7 ⁇ 51 ONO 130 1.9 5.9 AlN 64 ⁇ 26 ⁇ 54 AlO:N 8.9 1.3 ⁇ 5.2 Interface State Densities(10 10 cm ⁇ 2 eV ⁇ 1 ) Thermal SiO 2 6.2 36 210 LPCVD SiO 2 7.5 18 270 Silicon Nitride Leaks 240 1500 ONO 74 5.7 14 AlN 650 leaks leaks AlO:N ⁇ 50 leaks leaks
  • the net oxide charge and interface state densities are the lowest on thermal oxides and the LPCVD oxides, with no significant differences seen between these samples.
  • the net oxide charge and interface state densities are significantly lower on the silicon dioxide/silicon nitride/silicon dioxide sample (also referred to herein as “ONO” structures).
  • the silicon carbide/insulator interface quality is obviously superior when silicon dioxide forms the interface with the silicon carbide.
  • the silicon dioxide layers had the highest breakdown fields, especially at high temperature, regardless of the manner in which they were grown or deposited.
  • the 1100° C. thermally grown oxides had the highest breakdown fields, with the deposited oxides being almost as high.
  • E B breakdown fields
  • Table 4 lists breakdown fields (E B ) averaged across the three wafer types (where possible) and then multiplied by the empirical dielectric constant ( ⁇ ) for both room temperature and 350° C. measurements. The highest products of E B ⁇ were measured on the ONO, the thermally grown oxide, the deposited oxide, and the aluminum oxy nitride. TABLE 4 Maximum Breakdown Field (MV/cm) 6H P 6H N 4H N ⁇ ⁇ (E BD ) Room Temperature 8.0 7.0 8.7 31 12.8 10.6 9.9 43 11.8 9.9 10.0 41 7.4 5.2 5.8 46 9.0 8.0 8.4 51 1 0.5 1 7 8.6 4.0 4.8 38 350° C. 8.0 7.6 8.0 31 10.6 7.8 7.5 34 7.2 8.6 5.9 28 3.0 3.9 3.2 25 5.9 6.1 5.9 36 — — — Leaks 5 — — 33
  • the ONO capacitors had the highest lifetimes, showing more than an order of magnitude improvement in lifetime over both the deposited and thermal oxides at a given applied electric field.
  • the p-type interface quality of ONO capacitors is not as good as the thermal or deposited oxides, the n-type interface quality is better than any of the other materials.
  • thermal oxidation results in a physical step, as the implanted source and drain regions oxidize faster than the non-implanted channel region. Thermal oxides grown on implanted areas also tend to be weaker than those grown on non-implanted material. These two effects are combined in a thermally oxidized MOSFET, where the step enhances the field and the region of the weakest oxide. Thus the breakdown field of the thermally oxidized MOSFET is significantly reduced from the breakdown fields demonstrated by the MOS capacitors.
  • the deposited oxide has a higher breakdown field than the thermally grown oxide, but the highest breakdown voltage was achieved with the ONO dielectric layers.
  • the field was slightly low at 350° C., but the breakdown voltage is probably a better indicator of device reliability because a silicon nitride gate insulator must be thicker in order to have the same gate capacitance.
  • the ONO structure demonstrated almost double the high temperature breakdown voltage of the thermally oxidized devices.
  • the channel mobility of the fat FETs was determined from the linear regime of the MISFET: The drain voltage was set a 0.25 volts, and the gate voltages stepped from 0 to 10 volts in one volt steps. The mobility was calculated from the conductance between the various gate voltages, which is independent of the threshold voltage.
  • FIG. 5 compares the channel mobility of the MISFETs fabricated with layered ONO dielectrics to those with thermal oxides. The ONO MISFETs have a slightly higher mobility. FIG. 5 thus shows that the ONO layered dielectric structure is at least as good as a thermal oxide in these devices.
  • Table 6 compares the high temperature reliability of the MISFETs fabricated with layered ONO dielectrics with those having thermal and deposited silicon dioxide.
  • the ONO MOSFETs have a significantly better high temperature lifetime, e.g., more than a factor of 100 ⁇ better.
  • a packaged MISFET operated successfully for 240 hours. TABLE 6 Device lifetimes at 350° C. with a 15 V (3 MV/cm) gate bias Insulator Lifetime Dry Thermal Oxide 0.08 hour Deposited Oxide 0.75 hour ONO >75 hours ONO (Packaged, Estimated 335° C.) 240 hours
  • the ONO sample was wafer tested at 350° C. for 75 hours without failing. At that point, it was decided to package devices for testing, because the device metals would oxidize if exposed to air for several days at 350° C. The packaged parts were then tested at 350° C. The exact temperature of the packaged devices could not be easily controlled, however, and thus the estimated testing temperature was probably closer to 335° C. than to 350° C. Nevertheless, the ONO sample survived for 10 days (240 hours) at 335° C.
  • FIG. 9 also shows the MISFET lifetimes for comparison with the capacitor results.
  • the MISFETs with the dry-wet thermal oxide have a dramatically reduced lifetime when compared with the capacitors. This is most likely due to the physical steps created at the source and drain regions by the accelerated growth of the implanted regions.
  • the deposited oxide MISFET failed very close to its projected time, but slightly lower.
  • the ONO MISFET fails almost exactly where one would predict from the MIS capacitor data.
  • a 4-wafer lot of planar diodes was fabricated.
  • a cross section of an exemplary device 50 is shown in FIG. 6.
  • the top p-layer 51 was implanted with variable doses.
  • a second implant, the Junction Termination Extension (JTE) 52 was performed adjacent to the first implant to reduce field crowding.
  • JTE Junction Termination Extension
  • the JTE implant helps reduce the field crowding at the edge of the device, a high quality dielectric 53 on the surface of the wafer is required for passivation.
  • the shape of the planar diode was circular.
  • the dielectric 53 is formed of the oxide/nitride/oxide according to the present invention. Specifically, all three layers were deposited by PECVD.
  • the mask set used for this device consisted of diodes with radii varying from 100 to 500 ⁇ m, while the width of the JTE implant varied between 50 and 150 ⁇ m.
  • the epitaxial layers should support 5 kV, but the JTE of these devices were designed to block only 3 kV in order to place more stress on the passivation.
  • the device performance is more sensitive to the passivation, because the JTE implants do not terminate all of the fields generated by the higher voltage. Accordingly, the passivation must withstand much larger fields.
  • the devices were deliberately designed to help evaluate the various dielectric materials.
  • n-type substrates for these devices had a 50 ⁇ m epitaxial n ⁇ layer doped about 1 ⁇ 10 15 cm ⁇ 3 grown, and a 1.2 ⁇ m p ⁇ layer doped 1 ⁇ 10 18 cm ⁇ 3 .
  • FIG. 6 also illustrates the n-type portion of the device at 54 , the anode at 55 , and the cathode at 56 .
  • the fabrication of the diode began with etching alignment marks into the SiC wafer for alignment of the future masks.
  • the anode junction was defined by etching through the top p-type layer in most of the surface, while leaving circular p-type anode regions exposed.
  • a thick (1.4 ⁇ m) oxide mask the regions receiving the low-dose JTE implant were defined.
  • the thickness of the oxide mask and the implantation energy and dosage of the p-type dopant (aluminum) were chosen so that only the intended termination region receives the implant while it is blocked entirely from regions where it is not intended.
  • the junction region also received this implantation step so that a high surface doping of the p-type layer was formed for ohmic anode contacts.
  • the implanted aluminum was annealed to minimize the damage from ion implantation and to electrically activate the implants.
  • the breakdown voltage was measured on each type of diode.
  • the silicon nitride had a great deal of leakage, and broke down at 2.6 kV.
  • the oxide devices had low/no leakage and broke down around 3.5 kV.
  • the devices incorporating the dielectric structure of the invention had no leakage out to 5 kV, and broke at a world-record level of 5.9 kV.
  • the ONO dielectric of the present invention provides a significant improvement.
  • the high temperature lifetime of the ONO layered MISFET is more than a factor of 100 ⁇ better than the state-of-the-art deposited oxide. This has immediate relevance to high temperature SiC power devices and circuits. By projecting back to the likely rated operating field of 1 MV/cm, it can be predicted that ONO MOSFETs will have a lifetime of more than 240,000 hours at 335° C.

Abstract

A dielectric structure is disclosed for silicon carbide-based semiconductor devices. In gated devices, the structure includes a layer of silicon carbide, a layer of silicon dioxide on the silicon carbide layer, a layer of another insulating material on the silicon dioxide layer, with the insulating material having a dielectric constant higher than the dielectric constant of silicon dioxide, and a gate contact to the insulating material. In other devices the dielectric structure forms an enhanced passivation layer or field insulator.

Description

    FIELD OF THE INVENTION
  • The present invention relates to high power, high field, or high temperature silicon carbide devices and in particular relates to insulated gate field effect transistors, device passivation, and field insulation. This invention was developed under Army Research Laboratories contract number DAAL01-98-C-0018. The government may have certain rights in this invention. [0001]
  • BACKGROUND OF THE INVENTION
  • The present invention relates to silicon carbide devices particularly insulated gate devices and devices that incorporate device passivation, edge termination, or field insulation, and that are formed in silicon carbide because of silicon carbide's advantageous physical and electronic characteristics. [0002]
  • For electronic devices, particularly power devices, silicon carbide offers a number of physical, chemical and electronic advantages. Physically, the material is very hard and has an extremely high melting point, giving it robust physical characteristics. Chemically, silicon carbide is highly resistant to chemical attack and thus offers chemical stability as well as thermal stability. Perhaps most importantly, however, silicon carbide has excellent electronic properties, including high breakdown field, a relatively wide band gap (about 2.9 eV at room temperature for the 6H polytype), high saturated electron drift velocity, giving it significant advantages with respect to high power operation, high temperature operation, radiation hardness, and absorption and emission of high energy photons in the blue, violet, and ultraviolet regions of the spectrum. [0003]
  • Accordingly, interest in silicon carbide devices has increased rapidly and power devices are one particular area of interest. As used herein, a “power” device is one that is designed and intended for power switching and control or for handling high voltages and large currents, or both. Although terms such as “high field” and “high temperature” are relative in nature and often used in somewhat arbitrary fashion, “high field” devices are generally intended to operate in fields of 1 or more megavolts per centimeter, and “high temperature” devices generally refer to those operable above the operating temperatures of silicon devices; i.e., at least 200° C. and preferably 250°-400° C., or even higher. For power devices, the main concerns include the absolute values of power that the device can (or must) handle, and the limitations on the device's operation that are imposed by the characteristics and reliability of the materials used. [0004]
  • Silicon carbide-based insulated gate devices, particularly oxide-gated devices such as MOSFETs, must, of course, include an insulating material in order to operate as IGFETs. Similarly, MIS capacitors require insulators. By incorporating the insulating material, however, some of the physical and operating characteristics of the device become limited by the characteristics of the insulator rather than by those of silicon carbide. In particular, in silicon carbide MOSFETs and related devices, silicon dioxide (SiO[0005] 2) provides an excellent insulator with a wide band gap and a favorable interface between the oxide and the silicon carbide semiconductor material. Thus, silicon dioxide is favored as the insulating material in a silicon carbide IGFET. Nevertheless, at high temperatures or high fields or both, at which the silicon carbide could otherwise operate satisfactorily, the silicon dioxide tends to electrically break down; i.e., to develop defects, including traps that can create a current path from the gate metal to the silicon carbide. Stated differently, silicon dioxide becomes unreliable under the application of high electric fields or high temperatures (250°-400° C.) that are applied for relatively long time periods; i.e., years and years. It will be understood, of course, that a reliable semiconductor device should have a statistical probability of operating successfully for tens of thousands of hours.
  • Additionally, those familiar with the characteristics of semiconductors and the operation of semiconductor devices will recognize that passivation also represents a challenge for structures other than insulated gates. For example, junctions in devices such as mesa and planar diodes (or the Schottky contact in a metal-semiconductor FET) produce high fields that are typically passivated by an oxide layer, even if otherwise non-gated. Such an oxide layer can suffer all of the disadvantages noted above under high field or high temperature operation. [0006]
  • Accordingly, IGFET devices formed in silicon carbide using silicon dioxide as the insulator tend to fall short of the theoretical capacity of the silicon carbide because of the leakage and the potential electrical breakdown of the silicon dioxide portions of the device. [0007]
  • Although other candidate materials are available for the insulator portion of silicon carbide IGFETs, they tend to have their own disadvantages. For example, high dielectrics such as barium strontium titanate or titanium dioxide have dielectric constants that drop dramatically when a field is applied. Other materials have poor quality crystal interfaces with silicon carbide and thus create as many problems (e.g., traps and leakage current) as might solved by their high dielectric constant. Others such as tantalum pentoxide (Ta[0008] 2O5) and titanium dioxide (TiO2) tend to exhibit an undesired amount of leakage current at higher temperatures. Thus, simply substituting other dielectrics for silicon dioxide presents an entirely new range of problems and disadvantages in their own right.
  • Recent attempts to address the problem have included the techniques described in U.S. Pat. No. 5,763,905 to Harris, “Semiconductor Device Having a Passivation Layer.” Harris '905 appears to be somewhat predictive, however, and fails to report any device results based on the disclosed structures. [0009]
  • Therefore, the need exists for a dielectric composition or structure that can reliably withstand high electric fields while minimizing or eliminating current leakage, and while operating at high temperatures in order to take full advantage of silicon carbide's electrical characteristics. [0010]
  • OBJECT AND SUMMARY OF THE INVENTION
  • Therefore, it is an object of the present invention to provide dielectric structures for silicon carbide-based IGFETs that can take advantage of the power handling capabilities of silicon carbide. [0011]
  • The invention meets this object with a dielectric structure for silicon carbide devices that comprises a layer (or device) of silicon carbide, a layer of silicon dioxide on the silicon carbide layer, a layer of another insulating material on the silicon dioxide layer, with the insulating material having a dielectric constant higher than the dielectric constant of silicon dioxide, and a gate contact (for gated devices) to the insulating material. In preferred embodiments the dielectric structure includes a capping layer of SiO[0012] 2 between the high dielectric and the gate.
  • In another aspect, the invention provides insulated gate devices such as MISFETs that incorporate the inventive dielectric structure as the gate insulator. [0013]
  • In another aspect, the invention provides passivation, edge termination, or field insulation for silicon carbide devices. [0014]
  • In another aspect, the invention provides a high power semiconductor device for which the active portions are formed of silicon carbide, and that include passivation portions that experience high fields under an applied potential. These passivation portions are in turn formed of a layer of silicon dioxide on a portion of the silicon carbide, a layer of another insulating material on the silicon dioxide that has a dielectric constant higher than the dielectric constant of silicon dioxide, and a capping layer of silicon dioxide on the high dielectric layer. [0015]
  • The foregoing and other objects and advantages of the invention and the manner in which the same are accomplished will become clearer based on the following detailed description taken in conjunction with the accompanying drawings in which: [0016]
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a cross-sectional view of a first embodiment of the present invention; [0017]
  • FIG. 2 is a similar view of a second embodiment of the invention; [0018]
  • FIG. 3 is a cross-sectional view of an IGFET according to the present invention; [0019]
  • FIG. 4 is a cross-sectional view of an MIS capacitor according to the present invention; [0020]
  • FIG. 5 is a comparison plot of electron mobility versus gate voltage for conventional thermal oxides and insulators according to the present invention; [0021]
  • FIG. 6 is a cross-sectional view of a planar diode passivated according to the present invention; and [0022]
  • FIG. 7 is a comparative plot of device lifetimes versus electric field. [0023]
  • DETAILED DESCRIPTION
  • The present invention is a dielectric structure for wide bandgap semiconductor materials and related devices formed from such materials. A device structure according to the present invention, in particular a basic MIS capacitor, is illustrated in FIG. 1 and is broadly designated at [0024] 10. The structure comprises a layer of silicon carbide 11 which can be a substrate portion or an epitaxial layer of silicon carbide. The manufacture of such single crystal silicon carbide substrates and the various epitaxial layers can be carried out according to various techniques described in U.S. patents that are commonly assigned (or licensed) with the present invention. These include but are not necessarily limited to U.S. Pat.No. Re. 34,861; U.S. Pat. Nos. 4,912,063; 4,912,064; 4,946,547; 4,981,551; and 5,087,576, the contents of all of which are incorporated entirely herein by reference. The substrate or epitaxial layer can be selected from among the 3C, 4H, 6H, and 15R polytypes of silicon carbide with the 4H polytype being generally preferred for high power devices. In particular, the higher electron mobility of the 4H polytype makes it attractive for vertical-geometry devices. The device structure 10 next includes a layer of silicon dioxide 12 on the silicon carbide layer. Silicon dioxide has an extremely wide bandgap (about 9 eV at room temperature) and forms an excellent physical and electronic interface with silicon carbide. Thus, it is a preferred insulator for many purposes with the exception that, as noted in the Field and Background, it can exhibit characteristic weaknesses at high temperatures under high fields.
  • Accordingly, the invention further includes a [0025] layer 13 of another insulating material on the silicon dioxide layer 12. The layer 13 is selected as having a dielectric constant (ε) higher than the dielectric constant of silicon dioxide, and also has physical and chemical characteristics that enable it to withstand the high temperature operation for which the silicon carbide portion of the device is intended. In preferred embodiments, the high dielectric material is selected from (but not limited to) the group consisting of silicon nitride, barium strontium titanate ((Ba,Sr)TiO3), titanium dioxide (TiO2), tantalum pentoxide (Ta2O5), aluminum nitride (AlN), and oxidized aluminum nitride, with silicon nitride and oxidized aluminum nitride being particularly preferred, and with silicon nitride (Si3N4) being most preferred. The gate contact 14 is made to the insulating material layer 13 for permitting a bias to be applied to the device structure.
  • FIG. 2 illustrates a second embodiment of the device (also a MIS capacitor) broadly designated at [0026] 15. As in FIG. 1, the second embodiment includes a silicon carbide layer 16 (epitaxial or substrate), the first silicon dioxide layer 17, the insulating material 20 selected according to the criteria noted above, and a second layer of silicon dioxide 21 between the gate contact 22 and the insulating layer 20. The second silicon dioxide layer 21 provides a barrier to prevent charge from passing between the gate metal and the high dielectric material.
  • In preferred embodiments, the silicon dioxide layers [0027] 12 or 17 are thermally formed following which the insulating layers 13 or 20 are deposited by chemical vapor deposition (CVD). The insulating layers can, however, be formed by any appropriate technique, e.g., certain oxides can be formed by sputter-depositing a metal and then oxidizing it. As another example, Si3N4 can be deposited by plasma-enhanced CVD (PECVD). Because the SiO2 layer 12 or 17 serves to prevent tunneling, it does not need to be exceptionally thick. Instead, the SiO2 layer is preferably maintained rather thin so that the extent of thermal oxidation can be limited. As recognized by those familiar with these materials, implantation can affect the manner in which SiC oxidizes. Thus, if extensive oxidation is carried out on a device or precursor having implanted SiC portions, the resulting oxidized portions will differ in thickness from one another, a characteristic that can be disadvantageous in certain circumstances. Accordingly, limiting the extent of oxidation helps minimize or eliminate such problems. Alternatively, the oxide can be deposited (e.g., by CVD) to avoid the problem altogether.
  • In preferred embodiments, the first [0028] silicon dioxide layer 17 or 12 is no more than about 100 angstroms thick while the layer of insulating material (13 or 20) can be about 500 angstroms thick. Stated differently, each of the oxide layers represents between about 0.5 and 33 percent of the total thickness of the passivation structure, with the insulating material making up the remainder. In preferred embodiments, the oxide layers are each about 20 percent of the total thickness and the preferred nitride insulator is about 60 percent of the total thickness.
  • FIGS. 3 and 4 illustrate a respective IGFET and MIS capacitor according to the present invention. FIG. 3 shows an IGFET broadly designated at [0029] 24 with a first silicon carbide portion 25 having a first conductivity type. A gate insulator structure according to the present invention is on the first silicon carbide portion 25 and is designated by the brackets 26. Taken individually, the gate insulator includes the layer of silicon dioxide 27 and the layer of an insulating material 30 that has the dielectric constant higher than the dielectric constant of silicon carbide. In the embodiment illustrated is FIG. 3, the insulator 26 further includes the second layer 31 of silicon dioxide. The IGFET of FIG. 3 further includes a gate contact 32 and respective second and third portions of silicon carbide 33 and 34 that have the opposite conductivity type from the first silicon carbide portion 25. Respective ohmic contacts 35 and 36 are made to the portions 33 and 34 to form the source and drain portions of the FET. As indicated by the dotted lines in FIG. 3, devices such as the IGFET 24 can be segregated from one another using a field oxide 37. Those familiar with such devices and with integrated circuits made from them will recognize that the field oxide portions 37 serve to segregate the device from other devices. Although the field oxide is not directly electronically related to the gate insulator portion 26, the insulator structure of the present invention can provide similar advantages as a field insulator.
  • FIG. 4 illustrates an MIS capacitor according to the present invention and in particular a variable capacitance device analogous to that set forth in U.S. Pat. No. 4,875,083, the contents of which are incorporated herein by reference. The capacitor in FIG. 4 is broadly designated at [0030] 40 and comprises a doped silicon carbide portion 41 and a capacitance insulator portion on the dope silicon carbide portion. The capacitance insulator portion includes a layer of silicon dioxide 42 on the silicon carbide portion, a layer 43 of the other insulating material with the dielectric constant higher than the dielectric constant of silicon dioxide. In the embodiment illustrated in FIG. 4, the capacitor 40 also includes the second layer 44 of silicon dioxide between the other insulating material layer 43 and the gate contact that is illustrated at 45. The contact 45 can be made of metal or an appropriate conductive semiconductor such as polysilicon that is sufficiently doped to give the required contact characteristics. An ohmic contact 46 which in the illustrated embodiment forms a ring, two sections of which are shown in the cross-sectional view of FIG. 4, is made to the doped silicon carbide portion 41 so that a bias applied to the metal contact 45 variably depletes the doped silicon carbide portion 41 to correspondingly vary the capacitance of the capacitor 40. As in the embodiment in FIG. 3, field oxide portions 47 can also be typically included to segregate the device from its neighbors. As noted above, the portions 47 can also incorporate the dielectric structure of the present invention.
  • Those familiar with semiconductor devices will understand that the illustrations of FIGS. [0031] 1-4 and 6 are exemplary, rather than limiting, in their representations of various insulated gate and metal-insulator-semiconductor structures. Thus, although FIGS. 1-4 and 6 show generally planar structures and devices, it will be understood that the insulator structures of the present invention can be applied to a wider variety of device geometries, for example UMISFETs. Other gated structures for which the dielectric structure of the invention is useful include MISFETs, insulated gate bipolar transistors (IGBTs), MOS-turn off thyristors (MTOs), MOS-controlled thyristors (MCTs) and accumulation FETs (ACCUFETs). Non-gated structures for which the invention can provide enhanced passivation, edge termination, or field insulation include p-i-n diodes, Schottky rectifiers, and metal-semiconductor field-effect transistors (MESFETs).
  • The invention also provides the same advantages for particular structures including lateral power MOSFETs and double diffused MOSFETs (DMOSFETs), which are vertically oriented devices (i.e., with source and drain on opposite surfaces of the substrate). Exemplary devices are described in U.S. Pat. Nos. 5,506,421 and 5,726,463; the contents of both of which are incorporated entirely herein by reference. Additional exemplary devices are set forth in co-pending U.S. application Ser. Nos. 08/631,926 filed Apr. 15, 1996 (“Silicon Carbide CMOS and Method of Fabrication”); 09/093,207 filed Jun. 8, 1998 (“Self-Aligned Methods of Fabricating Silicon Carbide Power Devices by Implantation and Lateral Diffusion”); and 09/093,208 filed Jun. 8, 1998 (“Methods of Forming Silicon Carbide Power Devices by Controlled Annealing”); and the contents of these applications are likewise incorporated entirely herein by reference. [0032]
  • FIG. 8 illustrates a double-diffused or double-implanted MOSFET broadly designated at [0033] 60 that incorporates the insulator structure of the present invention. As illustrated in FIG. 8, the transistor source is formed by n+ regions 61 within p-type wells 62 which are incorporated into a silicon carbide portion shown as the epitaxial layer 63 in the manner described in the above-referenced applications. The region 63 represents the drain drift region of the transistor with the n+ drain being illustrated at 64, a drain contact at 65, and an appropriate wire lead at 66. Similarly, the source contacts are respectively shown at 67 with their wire leads 70. The gate insulator structure is formed according to the present invention and in preferred embodiments includes the first silicon dioxide layer 71, a silicon nitride layer 72, and a second silicon dioxide layer 73. A gate metal contact 74 and its wire lead 75 complete the structure. In operation, the p-type regions 62 are depleted to form an inversion layer when a bias is applied to the gate contact 74. Those familiar with these devices will also recognize that if the drain portion 64 were to be changed in this structure from n+ conductivity to p-type conductivity, the resulting illustration would represent an insulated gate bipolar transistor (IGBT).
  • The illustrated structures improve the gate or field passivation by layering the second dielectric material over the silicon dioxide. The silicon dioxide continues to provide a large electrical barrier (i.e., its 9 eV bandgap) on silicon carbide and prevents the layered dielectric from leaking current. In complementary fashion, the additional dielectric material (with its higher dielectric constant) improves the high temperature and high field reliability as compared to a single dielectric layer. Thus, the layered dielectric combines the functional strengths of the two different materials to form a better dielectric on silicon carbide than could be attained with a single material. Additionally, silicon dioxide forms a better interface, in terms of electrically charged or active states, with silicon carbide than does any other dielectric material. [0034]
  • The dielectric constant of the material selected to be layered with the silicon dioxide is an important consideration because the field in the dielectric will be directly related to the field in the nearby silicon carbide and further related to the ratio of the dielectric constants of the layered dielectric and the silicon carbide. Table 1 summarizes the dielectric constant for some common semiconductor devices and also lists silicon carbide as the figure of merit. [0035]
    TABLE 1
    Dielectric Critical Field Operating Field εRo
    Material Constant (MV/cm) (MV/cm) (MV/cm)
    SiC 10 3 3 30
    Thermal SiO2 3.9 11 2 7.8
    Deposited SiO2 3.9 11 2 7.8
    Si3N4 7.5 11 2 15
    ONO 6 11 ˜2 ˜12
    AlN 8.4 10-12 ˜3‡ ˜30
    AlO:N 12.4(1) 8‡ ˜1‡ ˜12
    SixNyOz 4-7 11 ˜2 ˜8-14
    (Ba, Sr)TiO3  75-250* 2‡ ˜0.1(2) ˜8
    TiO2 30-40 6 ˜0.2‡ ˜4
    Ta2O5 25 10(3) ˜0.3(3) ˜7.5
  • In Table 1, the Critical Field represents the field strength at which the material will break down immediately. The Operating Field (E[0036] 0) is the highest field that is expected to cause little or no degradation to the dielectric for a satisfactory time period, e.g., at least 10 years.
  • The invention improves the reliability of the gate or field passivation on silicon carbide by utilizing a dielectric material with a higher dielectric constant than silicon dioxide. In this regard, Gauss' Law requires the field in the dielectric to be the field in the semiconductor multiplied by a factor of (ε[0037] semiconductordielectric). Accordingly, materials with dielectric constants higher than the dielectric constant of silicon carbide will have a lower electric field than the nearby silicon carbide. Accordingly, a critical measure of a material's applicability as a gate dielectric or passivating material for power devices is the product of field strength (E) and dielectric constant (ε). Ideally the product of εE would exceed that of silicon carbide.
  • In this regard, Table 1 lists several dielectrics that could be potentially layered with silicon dioxide to create an insulator structure that has better electrical characteristics than either of the two materials alone. Nevertheless, additional materials may be used in a dielectric structure and the selection is not limited to those in Table 1. [0038]
  • The layered dielectric of the invention has four important characteristics that enable silicon carbide MIS devices to operate at high temperatures or at high gate voltages: First, the bulk of the dielectric can be deposited, thus avoiding thermal consumption of SiC. As noted earlier, thermally grown silicon dioxide tends to consume silicon carbide more rapidly over implanted regions thus resulting in a physical step and higher fields at the edge of an implanted region. Second, the SiO[0039] 2 portion of the insulator structure has a high quality interface with silicon carbide. Third, the multilayer structure minimizes leakage currents at high temperatures (250-400° C.). Fourth, the non-SiO2 portion contributes a relatively high dielectric constant thus lowering the field in the non-SiO 2 dielectric as dictated by Gauss' Law.
  • In producing a particular structure, the physical thickness of the layered dielectric of the invention generally will be different than that of a single dielectric layer, with the difference being determined by the ratios of the dielectric constants. Additionally, to date, the layered dielectric is most preferably structured with silicon dioxide as the bottom layer (i.e., the one in contact with the silicon carbide), because this is required for acceptable leakage currents at high temperatures. [0040]
  • MIS CAPACITORS [0041]
  • Capacitors were fabricated using the materials in Table 2 and including those of the present invention. In a preferred embodiment, a three-step process was used to produce respective silicon dioxide, silicon nitride, and silicon dioxide layers. First, high quality silicon dioxide was thermally grown on silicon carbide in an oxidation furnace to a thickness of about 100 angstroms (Å). A preferred oxidation technique is set forth in co-pending and commonly assigned application Ser. No. 08/554,319, filed Nov. 8, 1995, for “Process for Reducing Defects in Oxide Layers on Silicon Carbide,” the contents of which are incorporated entirely herein by reference. Next a 500 Å nitride layer was deposited using low pressure chemical vapor deposition (LPCVD) with silane (SiH[0042] 4) and ammonia (NH3) as the source gases. This nitride layer was then oxidized in a wet ambient atmosphere at 950° C. for three hours to form a second layer of silicon dioxide that was between about 50 and 100 angstroms thick.
  • DC leakage currents were measured on these MIS capacitors over a range of ±15 volts. Such a voltage corresponds to a field of approximately 3 megavolts per centimeter. Table 2 summarizes the leakage currents in microamps per square centimeter (μA/cm[0043] 2) measured on different MIS capacitors. Capacitors that have minimal leakage at room temperature were then measured at 250° C. The leakage at this temperature is identified in the Table as the “HT leak.” A dash indicates no measurable leakage (less than 500 picoamps), while “too high” indicates insulators whose room temperature leakage was so high that no 250° C. measurement was performed.
    TABLE 2
    6HP 6HN 4HN
    Thermal SiO2 Leak =
    HT Leak =
    LPCVD SiO2 Leak =
    HT Leak =
    Silicon Nitride Leak =
    HT Leak = 56 1 1
    ONO Leak =
    HT Leak =
    AlN Leak = 125 250,000 >1000000
    HT Leak = too high too high too high
    AlO:N Leak =
    HT Leak = 2 >1E6 >1E6
  • As Table 2 demonstrates several dielectrics do not insulate well on silicon carbide with some, such as aluminum nitride, lacking satisfactory characteristics even at room temperature. Only the structures that included silicon dioxide insulated well on silicon carbide at 250° C. This is most likely related to the bandgap of the dielectric material and the resulting low band offsets (barrier heights) with silicon carbide. Silicon carbide has a bandgap of about 3 eV and for a material to insulate, a barrier height of at least about 2 eV is desired. Thus, on silicon carbide, the dielectric material or structure should have a bandgap of at least about 7 eV. Standing alone, silicon nitride, with a bandgap of 6 eV was thus expected to—and did—demonstrate problems, as shown by the leakage current measurements reported in Table 2. The bandgap of aluminum nitride (6.2 eV) is not very different than that of silicon nitride, and aluminum nitride has substantially higher leakage currents. The leakage currents demonstrated by the aluminum nitride and the silicon nitride prevent these materials from being useful as sole gate dielectrics. Additionally, further analysis of these insulators was limited to evaluating the net oxide charge. [0044]
  • Although a dielectric must have high reliability for high temperature high field device passivation applications, such reliability represents a necessary, but not a sufficient characteristic, to make it applicable for the gate layer of an MIS device. For such applications, charged bulk defects and electrically active interface defects must be minimized. Charged bulk defects will tend to cause voltage shifts in the device, while electrically active interface defects will degrade the channel mobility. [0045]
  • Charged bulk defects are traditionally referred to as “fixed oxide charge” and are measured by the flatband voltage determined by a room temperature high frequency capacitance-voltage (CV) curve. Any difference between the actual voltage at which flatband capacitance occurs and the ideal value, accounting for metal-semiconductor work functions, is attributed to this fixed oxide charge. For wide bandgap semiconductors such as silicon carbide, however, the term “fixed” oxide charge is a misnomer. This calculated charge density includes contributions from interface states, many of which appear fixed at room temperature. For this reason, this calculated charge density is referred to herein as a “net” oxide charge. [0046]
  • Electrically active defects at the dielectric-semiconductor interface are termed interface states. These states can severely degrade the channel mobility of an MIS devices by either trapping and releasing the electrons, or by providing a charged site which would apply a force normal to the current flow. Either of these effects will inhibit current flow and subsequently reduce the channel mobility. [0047]
  • Accordingly, Table 3 compares the net oxide charge densities and minimum measured interface state densities of the various capacitors. [0048]
    TABLE 3
    Insulator 6H P-type 6H N-type 4H N-type
    Net Oxide Charge (1011 cm−2)
    Thermal SiO2 6.9 −10.8 −26
    LPCVD SiO2 7.5 −11.5 −29
    Silicon Nitride Leaky −9.7 −51
    ONO 130 1.9 5.9
    AlN 64 −26 −54
    AlO:N 8.9 1.3 −5.2
    Interface State Densities(1010 cm−2eV−1)
    Thermal SiO2 6.2 36 210
    LPCVD SiO2 7.5 18 270
    Silicon Nitride Leaks 240 1500
    ONO 74 5.7 14
    AlN 650 leaks leaks
    AlO:N ˜50 leaks leaks
  • The net oxide charge and interface state densities are the lowest on thermal oxides and the LPCVD oxides, with no significant differences seen between these samples. For the n-type samples, the net oxide charge and interface state densities are significantly lower on the silicon dioxide/silicon nitride/silicon dioxide sample (also referred to herein as “ONO” structures). The silicon carbide/insulator interface quality is obviously superior when silicon dioxide forms the interface with the silicon carbide. [0049]
  • As shown in Table 4, the silicon dioxide layers had the highest breakdown fields, especially at high temperature, regardless of the manner in which they were grown or deposited. The 1100° C. thermally grown oxides had the highest breakdown fields, with the deposited oxides being almost as high. [0050]
  • Although the breakdown field is important, the dielectric must also be considered. Table 4 lists breakdown fields (E[0051] B) averaged across the three wafer types (where possible) and then multiplied by the empirical dielectric constant (ε) for both room temperature and 350° C. measurements. The highest products of EBε were measured on the ONO, the thermally grown oxide, the deposited oxide, and the aluminum oxy nitride.
    TABLE 4
    Maximum Breakdown Field (MV/cm)
    6H P 6H N 4H N ε × (EBD)
    Room Temperature
    8.0 7.0 8.7 31
    12.8 10.6 9.9 43
    11.8 9.9 10.0 41
    7.4 5.2 5.8 46
    9.0 8.0 8.4 51
    1 0.5 1 7
    8.6 4.0 4.8 38
    350° C.
    8.0 7.6 8.0 31
    10.6 7.8 7.5 34
    7.2 8.6 5.9 28
    3.0 3.9 3.2 25
    5.9 6.1 5.9 36
    Leaks
    5 33
  • Time-bias measurements at 350° C. taken on 6H n-type SiC MIS capacitors are shown in FIG. 7. Here the measured points are shown by the symbols, and the exponential least squares fit is shown by the lines. The lifetimes exhibited by these devices are low, which is partially due to the small sample size. However, these values are not atypical for oxides on n-type SiC at 350° C. [0052]
  • The ONO capacitors had the highest lifetimes, showing more than an order of magnitude improvement in lifetime over both the deposited and thermal oxides at a given applied electric field. Although the p-type interface quality of ONO capacitors is not as good as the thermal or deposited oxides, the n-type interface quality is better than any of the other materials. [0053]
  • MISFETs [0054]
  • In addition to the capacitors, several planar metal-insulator semiconductor field effect transistors (MISFETs) were fabricated with thermal oxides and with the layered ONO dielectrics. An additional comparison of the robustness of the MOSFETs was made by comparing a breakdown voltages of the different dielectric materials. The field strength of the dielectrics were measured at both room temperature and 350° C., and the results are set forth in Table 5. [0055]
    TABLE 5
    RT BD RT BD 350° C. BD 350° C. BD
    Insulator Voltage (V) (MV/cm) Voltage (V) (MV/cm)
    Thermal SiO 2 35  7 25  5
    LPCVD SiO 2 45  9 35  7
    ONO 80‡ 11.4‡ 45‡  6.4‡
  • As noted earlier, thermal oxidation results in a physical step, as the implanted source and drain regions oxidize faster than the non-implanted channel region. Thermal oxides grown on implanted areas also tend to be weaker than those grown on non-implanted material. These two effects are combined in a thermally oxidized MOSFET, where the step enhances the field and the region of the weakest oxide. Thus the breakdown field of the thermally oxidized MOSFET is significantly reduced from the breakdown fields demonstrated by the MOS capacitors. [0056]
  • The deposited oxide has a higher breakdown field than the thermally grown oxide, but the highest breakdown voltage was achieved with the ONO dielectric layers. The field was slightly low at 350° C., but the breakdown voltage is probably a better indicator of device reliability because a silicon nitride gate insulator must be thicker in order to have the same gate capacitance. Thus the ONO structure demonstrated almost double the high temperature breakdown voltage of the thermally oxidized devices. [0057]
  • The channel mobility of the fat FETs (a “fat” FET has a gate width approximately equal to its gate length) was determined from the linear regime of the MISFET: The drain voltage was set a 0.25 volts, and the gate voltages stepped from 0 to 10 volts in one volt steps. The mobility was calculated from the conductance between the various gate voltages, which is independent of the threshold voltage. FIG. 5 compares the channel mobility of the MISFETs fabricated with layered ONO dielectrics to those with thermal oxides. The ONO MISFETs have a slightly higher mobility. FIG. 5 thus shows that the ONO layered dielectric structure is at least as good as a thermal oxide in these devices. [0058]
  • An estimate of the MISFET device reliability at high temperatures was measured by applying a gate voltage of 15V (3 MV/cm) to a 4×100 μm gate, grounding the source, drain and substrate, and monitoring the gate current until a compliance current of 1 nA was reached. This compliance current corresponds to a current density of 0.25 mA/cm[0059] 2. The gate voltage was increased above the probable use-voltage of 5 V to accelerate this test.
  • Table 6 compares the high temperature reliability of the MISFETs fabricated with layered ONO dielectrics with those having thermal and deposited silicon dioxide. The ONO MOSFETs have a significantly better high temperature lifetime, e.g., more than a factor of 100× better. Additionally, a packaged MISFET operated successfully for 240 hours. [0060]
    TABLE 6
    Device lifetimes at 350° C. with a 15 V (3 MV/cm) gate bias
    Insulator Lifetime
    Dry Thermal Oxide 0.08 hour
    Deposited Oxide 0.75 hour
    ONO >75 hours
    ONO (Packaged, Estimated 335° C.) 240 hours
  • The ONO sample was wafer tested at 350° C. for 75 hours without failing. At that point, it was decided to package devices for testing, because the device metals would oxidize if exposed to air for several days at 350° C. The packaged parts were then tested at 350° C. The exact temperature of the packaged devices could not be easily controlled, however, and thus the estimated testing temperature was probably closer to 335° C. than to 350° C. Nevertheless, the ONO sample survived for 10 days (240 hours) at 335° C. [0061]
  • FIG. 9 also shows the MISFET lifetimes for comparison with the capacitor results. The MISFETs with the dry-wet thermal oxide have a dramatically reduced lifetime when compared with the capacitors. This is most likely due to the physical steps created at the source and drain regions by the accelerated growth of the implanted regions. The deposited oxide MISFET failed very close to its projected time, but slightly lower. The ONO MISFET fails almost exactly where one would predict from the MIS capacitor data. [0062]
  • Diodes [0063]
  • In addition to the MIS capacitors, a 4-wafer lot of planar diodes was fabricated. A cross section of an [0064] exemplary device 50 is shown in FIG. 6. The top p-layer 51 was implanted with variable doses. A second implant, the Junction Termination Extension (JTE) 52, was performed adjacent to the first implant to reduce field crowding. Although the JTE implant helps reduce the field crowding at the edge of the device, a high quality dielectric 53 on the surface of the wafer is required for passivation. The shape of the planar diode was circular. The dielectric 53 is formed of the oxide/nitride/oxide according to the present invention. Specifically, all three layers were deposited by PECVD.
  • The fabrication was repeated for comparison purposes with PECVD Si[0065] 3N4 and PECVD SiO2 as single layer insulators.
  • The mask set used for this device consisted of diodes with radii varying from 100 to 500 μm, while the width of the JTE implant varied between 50 and 150 μm. The epitaxial layers should support 5 kV, but the JTE of these devices were designed to block only 3 kV in order to place more stress on the passivation. The device performance is more sensitive to the passivation, because the JTE implants do not terminate all of the fields generated by the higher voltage. Accordingly, the passivation must withstand much larger fields. Thus, the devices were deliberately designed to help evaluate the various dielectric materials. [0066]
  • Five wafers were procured for the fabrication of high voltage P-i-N diodes. 4H n-type substrates for these devices had a 50 μm epitaxial n[0067] layer doped about 1×1015 cm−3 grown, and a 1.2 μm p layer doped 1×1018 cm−3.
  • FIG. 6 also illustrates the n-type portion of the device at [0068] 54, the anode at 55, and the cathode at 56.
  • The fabrication of the diode began with etching alignment marks into the SiC wafer for alignment of the future masks. The anode junction was defined by etching through the top p-type layer in most of the surface, while leaving circular p-type anode regions exposed. Using a thick (1.4 μm) oxide mask, the regions receiving the low-dose JTE implant were defined. The thickness of the oxide mask and the implantation energy and dosage of the p-type dopant (aluminum) were chosen so that only the intended termination region receives the implant while it is blocked entirely from regions where it is not intended. The junction region also received this implantation step so that a high surface doping of the p-type layer was formed for ohmic anode contacts. The implanted aluminum was annealed to minimize the damage from ion implantation and to electrically activate the implants. [0069]
  • The breakdown voltage was measured on each type of diode. The silicon nitride had a great deal of leakage, and broke down at 2.6 kV. The oxide devices had low/no leakage and broke down around 3.5 kV. The devices incorporating the dielectric structure of the invention had no leakage out to 5 kV, and broke at a world-record level of 5.9 kV. [0070]
  • In summary, the ONO dielectric of the present invention provides a significant improvement. The high temperature lifetime of the ONO layered MISFET is more than a factor of 100× better than the state-of-the-art deposited oxide. This has immediate relevance to high temperature SiC power devices and circuits. By projecting back to the likely rated operating field of 1 MV/cm, it can be predicted that ONO MOSFETs will have a lifetime of more than 240,000 hours at 335° C. [0071]
  • Thus, the success demonstrated to date on these several devices indicates that the passivation of the present invention will be expected to work well on almost all passivation or insulated gate structures. [0072]
  • In the drawings and specification, there have been disclosed typical embodiments of the invention, and, although specific terms have been employed, they have been used in a generic and descriptive sense only and not for purposes of limitation, the scope of the invention being set forth in the following claims. [0073]

Claims (53)

That which is claimed is:
1. A dielectric structure for silicon carbide semiconductor devices, said dielectric structure comprising and comprising:
a layer of silicon carbide;
a layer of silicon dioxide on said silicon carbide layer; and
a layer of another insulating material on said silicon dioxide layer, said insulating material having a dielectric constant higher than the dielectric constant of silicon dioxide.
2. A dielectric structure according to
claim 1
and further comprising a second layer of silicon dioxide on said insulating material.
3. A dielectric structure according to
claim 1
and further comprising a gate contact to said insulating material.
4. A dielectric structure according to
claim 2
and further comprising a gate contact to said second layer of silicon dioxide.
5. A dielectric structure according to
claim 1
or
claim 2
comprising a passivation portion of a semiconductor device.
6. A dielectric structure according to
claim 1
or
claim 2
comprising a field insulator for a semiconductor device.
7. A dielectric structure according to
claim 1
or
claim 2
wherein said high dielectric material is selected from the group consisting of silicon nitride, aluminum nitride, oxidized aluminum nitride, barium strontium titanate, titanium dioxide, and tantalum pentoxide.
8. A dielectric structure according to
claim 2
wherein said second silicon dioxide layer is between about 50 and 100 angstroms thick.
9. A dielectric structure according to
claim 2
wherein the thickness of said first silicon dioxide layer represents between 0.5 and 33 percent of the thickness of said dielectric structure, said second silicon dioxide layer represents between about 0.5 and 33 percent of the thickness of said dielectric structure, and said layer of insulating material makes up the remainder.
10. A dielectric structure according to
claim 1
wherein said silicon carbide layer comprises a substrate.
11. A dielectric structure according to
claim 1
wherein said silicon carbide layer comprises an epitaxial layer.
12. A dielectric structure according to
claim 1
wherein said silicon carbide layer comprises an implanted region.
13. A dielectric structure according to
claim 1
wherein said silicon carbide has a polytype selected from the group consisting of the 3C, 4H, 6H and 15R polytypes of silicon carbide.
14. A dielectric structure for silicon carbide semiconductor devices, said dielectric structure comprising:
a portion of silicon carbide;
a layer of silicon dioxide on said silicon carbide portion;
a layer of silicon nitride on said silicon dioxide layer; and
a second layer of silicon dioxide on said silicon nitride layer.
15. A dielectric structure according to
claim 14
wherein said dielectric structure forms the gate insulator of an MIS gated device.
16. A dielectric structure according to
claim 14
wherein said dielectric structure forms passivation portions of a power device.
17. A dielectric structure according to
claim 16
wherein said passivation portions are edge termination portions.
18. A dielectric structure according to
claim 14
wherein said dielectric structure forms the field insulator portions of an integrated circuit.
19. A dielectric structure according to
claim 14
wherein said silicon carbide portions comprises a single crystal substrate.
20. A dielectric structure according to
claim 14
wherein said silicon carbide portions comprises an epitaxial layer of silicon carbide.
21. A dielectric structure according to
claim 14
wherein said silicon carbide portions comprises an implanted region of silicon carbide.
22. A method of producing a silicon carbide insulated gate device that is particularly suited for high power, high field or high temperature operation, the method comprising:
forming a layer of silicon dioxide on a portion of silicon carbide;
forming a layer of an insulating material other than silicon dioxide and with a dielectric constant higher than the dielectric constant of silicon dioxide on the silicon dioxide layer; and
depositing a gate contact on the layer of insulating material.
23. A method according to
claim 22
wherein the step of forming the silicon dioxide layer comprises thermally oxidizing the silicon carbide portion.
24. A method according to
claim 23
wherein the step of forming the layer of the insulating material comprises depositing the material by chemical vapor deposition.
25. A method according to
claim 24
wherein the step of chemical vapor deposition is selected from the group consisting of plasma-enhanced chemical vapor deposition and low pressure chemical vapor deposition.
26. A method according to
claim 24
and further comprising:
forming a second layer of silicon dioxide on the layer of the high dielectric insulating material; and
thereafter depositing the gate contact on the second silicon dioxide layer.
27. A method according to
claim 26
wherein the step of forming the second layer of silicon dioxide comprises thermally oxidizing the high dielectric insulating material.
28. A method according to
claim 27
wherein the step of forming the layer of high dielectric insulating material comprises forming a layer of silicon nitride.
29. A method of producing a silicon carbide insulated gate device that is particularly suited for high power, high field or high temperature operation, the method comprising:
thermally oxidizing a portion of silicon carbide to thereby form a layer of silicon dioxide on the silicon carbide portion;
depositing a layer of an insulating material other than silicon dioxide and with a dielectric constant higher than the dielectric constant of silicon dioxide on the silicon dioxide layer;
forming a second layer of silicon dioxide on the layer of the high dielectric insulating material; and
thereafter depositing a gate contact on the second silicon dioxide layer.
30. An insulated gate semiconductor device formed according to the method of
claim 29
.
31. An insulated gate semiconductor device according to
claim 30
selected from the group consisting of MISFETs, IGBTs, MTOs, MCTs, and ACCUFETs.
32. A method according to
claim 29
wherein
the step of depositing the high dielectric insulating material comprises depositing a material that is thermally oxidizable to silicon dioxide; and
the step of forming the second layer of silicon dioxide comprises thermally oxidizing the deposited high dielectric insulating material.
33. A method according to
claim 32
wherein the step of depositing the high dielectric insulating material comprises depositing silicon nitride.
34. A method according to
claim 29
wherein the step of forming the second layer of silicon dioxide comprises depositing the silicon dioxide on the high dielectric insulating material.
35. An insulated gate field effect transistor (IGFET) that is particularly suitable for high power applications, said IGFET comprising:
a first silicon carbide portion having a first conductivity type;
a gate insulator on said first conductivity type silicon carbide portion, said gate insulator including a layer of silicon dioxide on said first silicon carbide portion, and a layer of another insulating material on said silicon dioxide layer, said insulating material having a dielectric constant higher than the dielectric constant of silicon dioxide;
a gate contact to said gate insulator for depleting said first silicon carbide portion when a potential is applied to said gate contact;
source and drain portions of silicon carbide having the opposite conductivity type from said first silicon carbide portion and with said first silicon carbide portion between said source and drain portions; and
respective ohmic contacts to said source and drain.
36. An IGFET according to
claim 35
and further comprising a drain drift region between said first silicon carbide portion and said drain.
37. An IGFET according to
claim 35
wherein said first silicon carbide portion comprises a substrate.
38. An IGFET according to
claim 35
wherein said first silicon carbide portion comprises a silicon carbide epitaxial layer on a silicon carbide substrate.
39. An IGFET according to
claim 35
wherein said first silicon carbide portion comprises an implanted region.
40. An IGFET according to
claim 35
and further comprising a second layer of silicon dioxide between said high dielectric material and said gate contact.
41. An IGFET according to
claim 35
wherein said source and drain are implanted regions.
42. An IGFET according to
claim 35
wherein said high dielectric material is selected from the group consisting of aluminum nitride, silicon nitride, oxidized aluminum nitride, barium titanate, strontium titanate, titanium dioxide, and tantalum pentoxide.
43. An IGFET according to
claim 40
wherein said high dielectric material comprises silicon nitride and said layers of silicon dioxide are thermal oxides.
44. An IGFET according to
claim 35
wherein said silicon carbide has a polytype selected from the group consisting of the 3C, 4H, 6H and 15R polytypes of silicon carbide.
45. An insulated gate field effect transistor (IGFET) that is particularly suitable for high temperature applications, said IGFET comprising:
a silicon carbide substrate;
a silicon carbide epitaxial layer on said substrate and having a first conductivity type;
a gate insulator on said silicon carbide epitaxial layer, said gate insulator including a first layer of silicon dioxide on said epitaxial layer, a layer of silicon nitride on said first silicon dioxide layer, and a second silicon dioxide layer on said silicon nitride layer;
a gate contact to said second silicon dioxide layer so that said insulator and gate contact define a channel region in said silicon carbide epitaxial layer;
respective implanted regions in said silicon carbide epitaxial layer portions adjacent said channel, said implanted regions and having the opposite conductivity type from said channel; and
respective ohmic contacts to said implanted regions for defining a source and drain.
46. A metal-insulator-semiconductor (MIS) capacitor comprising:
a doped silicon carbide portion;
a capacitance insulator portion on said doped silicon carbide portion, said capacitance insulator including a layer of silicon dioxide on said doped silicon carbide portion, and a layer of another insulating material on said silicon dioxide layer, said insulating material having a dielectric constant higher than the dielectric constant of silicon dioxide
a metal contact to said capacitance insulator portion for defining an active region of said doped silicon carbide portion; and
an ohmic contact to said doped silicon carbide portion so that a bias applied to said metal contact variably depletes said doped silicon carbide portion to correspondingly vary the capacitance of said capacitor.
47. A metal-insulator-semiconductor (MIS) capacitor that forms the gate portion of an insulated gate device, said MIS capacitor comprising:
a doped silicon carbide portion;
a capacitance insulator portion on said doped silicon carbide portion, said capacitance insulator including a first layer of silicon dioxide on said doped silicon carbide portion, a layer of silicon nitride on said first silicon dioxide layer, and a second layer of silicon dioxide on said layer of silicon nitride; and
a metal contact to said capacitance insulator portion for defining an active region of said doped silicon carbide portion.
48. A gated device according to
claim 47
selected from the group consisting of: MISFETs, IGBTs, MTOs, MCTs, and ACCUFETs.
49. A U-shaped metal-insulator-semiconductor field-effect transistor (UMISFET) wherein:
the active portions of said UMISFET are formed of silicon carbide;
and wherein the gate insulator portion of said UMISFET comprises,
a layer of silicon dioxide on said silicon carbide layer;
a layer of another insulating material on said silicon dioxide layer, said insulating material having a dielectric constant higher than the dielectric constant of silicon dioxide; and
a second layer of silicon dioxide on said high dielectric insulating material.
50. A UMISFET according to
claim 49
wherein said high dielectric material is selected from the group consisting of aluminum nitride, silicon nitride, oxidized aluminum nitride, barium titanate, strontium titanate, titanium dioxide, and tantalum pentoxide.
51. A high power semiconductor device comprising:
active portions formed of silicon carbide; and
passivation portions that experience high fields under an applied potential;
wherein said high field passivation portions are formed of,
a layer of silicon dioxide on a portion of silicon carbide;
a layer of another insulating material on said silicon dioxide layer, said insulating material having a dielectric constant higher than the dielectric constant of silicon dioxide, and
a capping layer of silicon dioxide on said high dielectric layer.
52. A high power silicon carbide semiconductor device according to
claim 51
wherein said layer of high dielectric material comprises silicon nitride.
53. A high power silicon carbide semiconductor device according to
claim 51
selected from the group consisting of:
p-i-n diodes, Schottky rectifiers, MISFETs, MOSFETs, thyristors, IGBTs, MTOs, MCTs, MESFETs, and ACCUFETs.
US09/781,732 1998-08-28 2001-02-12 Layered dielectric on silicon carbide semiconductor structures Expired - Lifetime US6437371B2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US09/781,732 US6437371B2 (en) 1998-08-28 2001-02-12 Layered dielectric on silicon carbide semiconductor structures
US10/083,071 US6528373B2 (en) 2001-02-12 2002-02-26 Layered dielectric on silicon carbide semiconductor structures

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/141,795 US6246076B1 (en) 1998-08-28 1998-08-28 Layered dielectric on silicon carbide semiconductor structures
US09/781,732 US6437371B2 (en) 1998-08-28 2001-02-12 Layered dielectric on silicon carbide semiconductor structures

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/141,795 Division US6246076B1 (en) 1998-08-28 1998-08-28 Layered dielectric on silicon carbide semiconductor structures

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US10/083,071 Continuation US6528373B2 (en) 2001-02-12 2002-02-26 Layered dielectric on silicon carbide semiconductor structures

Publications (2)

Publication Number Publication Date
US20010009788A1 true US20010009788A1 (en) 2001-07-26
US6437371B2 US6437371B2 (en) 2002-08-20

Family

ID=22497296

Family Applications (2)

Application Number Title Priority Date Filing Date
US09/141,795 Expired - Lifetime US6246076B1 (en) 1998-08-28 1998-08-28 Layered dielectric on silicon carbide semiconductor structures
US09/781,732 Expired - Lifetime US6437371B2 (en) 1998-08-28 2001-02-12 Layered dielectric on silicon carbide semiconductor structures

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US09/141,795 Expired - Lifetime US6246076B1 (en) 1998-08-28 1998-08-28 Layered dielectric on silicon carbide semiconductor structures

Country Status (9)

Country Link
US (2) US6246076B1 (en)
EP (2) EP1112593A2 (en)
JP (1) JP5021860B2 (en)
KR (1) KR100676445B1 (en)
CN (1) CN1213485C (en)
AU (1) AU6241199A (en)
CA (1) CA2340653A1 (en)
TW (1) TW457627B (en)
WO (1) WO2000013236A2 (en)

Cited By (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030224612A1 (en) * 2001-12-19 2003-12-04 Merrett J. Neil Graded junction termination extensions for electronic devices
US20050017272A1 (en) * 2001-11-30 2005-01-27 Kenya Yamashita Semiconductor device and production method therefor
US20060226442A1 (en) * 2005-04-07 2006-10-12 An-Ping Zhang GaN-based high electron mobility transistor and method for making the same
US20070018272A1 (en) * 2005-06-29 2007-01-25 Henning Jason P Reduced Leakage Power Devices By Inversion Layer Surface Passivation
US20080035934A1 (en) * 2005-06-29 2008-02-14 Sheppard Scott T Passivation of Wide Band-Gap Based Semiconductor Devices with Hydrogen-Free Sputtered Nitrides
US20090215280A1 (en) * 2005-06-29 2009-08-27 Cree, Inc. Passivation of Wide Band-Gap Based Semiconductor Devices with Hydrogen-Free Sputtered Nitrides
US20110220917A1 (en) * 2009-09-03 2011-09-15 Masashi Hayashi Semiconductor device and method for producing same
EP2432020A1 (en) * 2009-05-11 2012-03-21 Sumitomo Electric Industries, Ltd. Semiconductor device
US8994073B2 (en) 2012-10-04 2015-03-31 Cree, Inc. Hydrogen mitigation schemes in the passivation of advanced devices
US20150243728A1 (en) * 2011-04-01 2015-08-27 Himax Technologies Limited Metal-insulation-metal device
US20170110568A1 (en) * 2015-10-16 2017-04-20 Samsung Electronics Co., Ltd. Finfet having dual vertical spacer and method of manufacturing the same
US9812338B2 (en) 2013-03-14 2017-11-07 Cree, Inc. Encapsulation of advanced devices using novel PECVD and ALD schemes
US9991399B2 (en) 2012-10-04 2018-06-05 Cree, Inc. Passivation structure for semiconductor devices

Families Citing this family (99)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6246076B1 (en) * 1998-08-28 2001-06-12 Cree, Inc. Layered dielectric on silicon carbide semiconductor structures
US6972436B2 (en) * 1998-08-28 2005-12-06 Cree, Inc. High voltage, high temperature capacitor and interconnection structures
JP2001257347A (en) * 2000-03-10 2001-09-21 Mitsubishi Electric Corp Semiconductor device and its manufacturing method
GB2361244B (en) * 2000-04-14 2004-02-11 Trikon Holdings Ltd A method of depositing dielectric
US6686616B1 (en) * 2000-05-10 2004-02-03 Cree, Inc. Silicon carbide metal-semiconductor field effect transistors
US6690042B2 (en) * 2000-09-27 2004-02-10 Sensor Electronic Technology, Inc. Metal oxide semiconductor heterostructure field effect transistor
US6767843B2 (en) 2000-10-03 2004-07-27 Cree, Inc. Method of N2O growth of an oxide layer on a silicon carbide layer
US6610366B2 (en) 2000-10-03 2003-08-26 Cree, Inc. Method of N2O annealing an oxide layer on a silicon carbide layer
US6956238B2 (en) * 2000-10-03 2005-10-18 Cree, Inc. Silicon carbide power metal-oxide semiconductor field effect transistors having a shorting channel and methods of fabricating silicon carbide metal-oxide semiconductor field effect transistors having a shorting channel
US7067176B2 (en) 2000-10-03 2006-06-27 Cree, Inc. Method of fabricating an oxide layer on a silicon carbide layer utilizing an anneal in a hydrogen environment
US7192827B2 (en) * 2001-01-05 2007-03-20 Micron Technology, Inc. Methods of forming capacitor structures
US6528373B2 (en) * 2001-02-12 2003-03-04 Cree, Inc. Layered dielectric on silicon carbide semiconductor structures
US6900483B2 (en) 2001-06-04 2005-05-31 Matsushita Electric Industrial Co., Ltd. Semiconductor device and method for manufacturing the same
JP2003017504A (en) * 2001-07-03 2003-01-17 Denso Corp Semiconductor device and method for determining thickness of its protective film
WO2003026019A1 (en) * 2001-09-12 2003-03-27 Nec Corporation Semiconductor device and production method therefor
US6621114B1 (en) * 2002-05-20 2003-09-16 Advanced Micro Devices, Inc. MOS transistors with high-k dielectric gate insulator for reducing remote scattering
US6521923B1 (en) * 2002-05-25 2003-02-18 Sirenza Microdevices, Inc. Microwave field effect transistor structure on silicon carbide substrate
US6680130B2 (en) * 2002-05-28 2004-01-20 Agere Systems, Inc. High K dielectric material and method of making a high K dielectric material
DE10394374B4 (en) 2002-06-28 2013-02-21 National Institute Of Advanced Industrial Science And Technology Semiconductor device and method of making the same
US7880173B2 (en) 2002-06-28 2011-02-01 National Institute Of Advanced Industrial Science And Technology Semiconductor device and method of manufacturing same
US7022378B2 (en) * 2002-08-30 2006-04-04 Cree, Inc. Nitrogen passivation of interface states in SiO2/SiC structures
US7122488B2 (en) * 2004-03-15 2006-10-17 Sharp Laboratories Of America, Inc. High density plasma process for the formation of silicon dioxide on silicon carbide substrates
US7221010B2 (en) * 2002-12-20 2007-05-22 Cree, Inc. Vertical JFET limited silicon carbide power metal-oxide semiconductor field effect transistors
US6803071B1 (en) * 2003-01-10 2004-10-12 The United States Of America As Represented By The Secretary Of The Army Paraelectric thin film semiconductor material and method for producing the same
JP4252539B2 (en) * 2003-03-03 2009-04-08 富士通マイクロエレクトロニクス株式会社 MOS variable capacitance element
JP2004336019A (en) 2003-04-18 2004-11-25 Advanced Lcd Technologies Development Center Co Ltd Film forming method, forming method of semiconductor element, semiconductor element, forming method of indicating device, and indicating device
US7074643B2 (en) * 2003-04-24 2006-07-11 Cree, Inc. Silicon carbide power devices with self-aligned source and well regions and methods of fabricating same
US6979863B2 (en) * 2003-04-24 2005-12-27 Cree, Inc. Silicon carbide MOSFETs with integrated antiparallel junction barrier Schottky free wheeling diodes and methods of fabricating the same
EP2398049A3 (en) * 2003-08-22 2012-12-19 The Kansai Electric Power Co., Inc. Semiconductor device and method of producing the same, and power conversion apparatus incorporating this semiconductor device
US7138292B2 (en) * 2003-09-10 2006-11-21 Lsi Logic Corporation Apparatus and method of manufacture for integrated circuit and CMOS device including epitaxially grown dielectric on silicon carbide
US7332795B2 (en) 2004-05-22 2008-02-19 Cree, Inc. Dielectric passivation for semiconductor devices
US7118970B2 (en) 2004-06-22 2006-10-10 Cree, Inc. Methods of fabricating silicon carbide devices with hybrid well regions
US7414268B2 (en) 2005-05-18 2008-08-19 Cree, Inc. High voltage silicon carbide MOS-bipolar devices having bi-directional blocking capabilities
US20060261346A1 (en) * 2005-05-18 2006-11-23 Sei-Hyung Ryu High voltage silicon carbide devices having bi-directional blocking capabilities and methods of fabricating the same
US7391057B2 (en) * 2005-05-18 2008-06-24 Cree, Inc. High voltage silicon carbide devices having bi-directional blocking capabilities
US7615801B2 (en) * 2005-05-18 2009-11-10 Cree, Inc. High voltage silicon carbide devices having bi-directional blocking capabilities
US7528040B2 (en) 2005-05-24 2009-05-05 Cree, Inc. Methods of fabricating silicon carbide devices having smooth channels
US20060267043A1 (en) * 2005-05-27 2006-11-30 Emerson David T Deep ultraviolet light emitting devices and methods of fabricating deep ultraviolet light emitting devices
JP2007012684A (en) * 2005-06-28 2007-01-18 Mitsubishi Electric Corp Semiconductor device and manufacturing method of gate oxide film
JP5033316B2 (en) * 2005-07-05 2012-09-26 日産自動車株式会社 Manufacturing method of semiconductor device
US7727904B2 (en) * 2005-09-16 2010-06-01 Cree, Inc. Methods of forming SiC MOSFETs with high inversion layer mobility
US7592211B2 (en) * 2006-01-17 2009-09-22 Cree, Inc. Methods of fabricating transistors including supported gate electrodes
US7709269B2 (en) 2006-01-17 2010-05-04 Cree, Inc. Methods of fabricating transistors including dielectrically-supported gate electrodes
US7728402B2 (en) * 2006-08-01 2010-06-01 Cree, Inc. Semiconductor devices including schottky diodes with controlled breakdown
US8432012B2 (en) 2006-08-01 2013-04-30 Cree, Inc. Semiconductor devices including schottky diodes having overlapping doped regions and methods of fabricating same
KR101529331B1 (en) 2006-08-17 2015-06-16 크리 인코포레이티드 High power insulated gate bipolar transistors
US8823057B2 (en) 2006-11-06 2014-09-02 Cree, Inc. Semiconductor devices including implanted regions for providing low-resistance contact to buried layers and related devices
US8835987B2 (en) 2007-02-27 2014-09-16 Cree, Inc. Insulated gate bipolar transistors including current suppressing layers
US8067776B2 (en) * 2007-06-08 2011-11-29 Nissan Motor Co., Ltd. Method of manufacturing semiconductor device and semiconductor device manufactured thereof
US9024327B2 (en) 2007-12-14 2015-05-05 Cree, Inc. Metallization structure for high power microelectronic devices
JP2009182271A (en) * 2008-01-31 2009-08-13 Toshiba Corp Silicon carbide semiconductor device
US8232558B2 (en) 2008-05-21 2012-07-31 Cree, Inc. Junction barrier Schottky diodes with current surge capability
US8008096B2 (en) * 2008-06-05 2011-08-30 Intermolecular, Inc. ALD processing techniques for forming non-volatile resistive-switching memories
JP5030172B2 (en) * 2008-06-09 2012-09-19 株式会社神戸製鋼所 Insulating film, manufacturing method thereof, and electronic device provided with insulating film
US8106487B2 (en) 2008-12-23 2012-01-31 Pratt & Whitney Rocketdyne, Inc. Semiconductor device having an inorganic coating layer applied over a junction termination extension
US8288220B2 (en) 2009-03-27 2012-10-16 Cree, Inc. Methods of forming semiconductor devices including epitaxial layers and related structures
US8294507B2 (en) 2009-05-08 2012-10-23 Cree, Inc. Wide bandgap bipolar turn-off thyristor having non-negative temperature coefficient and related control circuits
US8193848B2 (en) 2009-06-02 2012-06-05 Cree, Inc. Power switching devices having controllable surge current capabilities
US8629509B2 (en) 2009-06-02 2014-01-14 Cree, Inc. High voltage insulated gate bipolar transistors with minority carrier diverter
WO2010151855A2 (en) * 2009-06-26 2010-12-29 Cornell University Iii-v semiconductor structures including aluminum-silicon nitride passivation
US8541787B2 (en) 2009-07-15 2013-09-24 Cree, Inc. High breakdown voltage wide band-gap MOS-gated bipolar junction transistors with avalanche capability
US8354690B2 (en) 2009-08-31 2013-01-15 Cree, Inc. Solid-state pinch off thyristor circuits
US9117739B2 (en) 2010-03-08 2015-08-25 Cree, Inc. Semiconductor devices with heterojunction barrier regions and methods of fabricating same
US8415671B2 (en) 2010-04-16 2013-04-09 Cree, Inc. Wide band-gap MOSFETs having a heterojunction under gate trenches thereof and related methods of forming such devices
JP2011233695A (en) * 2010-04-27 2011-11-17 Sharp Corp NORMALLY-OFF TYPE GaN-BASED FIELD EFFECT TRANSISTOR
DE102010031153A1 (en) * 2010-07-09 2012-01-12 Robert Bosch Gmbh FET for chemical gas sensor, has protective layer portion comprising base layers, covering layers and interlayers between base layers and covering layers, which covers field insulation layer, gate insulation layer and metallic layer
JP5584823B2 (en) * 2011-03-29 2014-09-03 株式会社日立製作所 Silicon carbide semiconductor device
US9029945B2 (en) 2011-05-06 2015-05-12 Cree, Inc. Field effect transistor devices with low source resistance
US9673283B2 (en) 2011-05-06 2017-06-06 Cree, Inc. Power module for supporting high current densities
US9142662B2 (en) 2011-05-06 2015-09-22 Cree, Inc. Field effect transistor devices with low source resistance
US9396946B2 (en) 2011-06-27 2016-07-19 Cree, Inc. Wet chemistry processes for fabricating a semiconductor device with increased channel mobility
US9984894B2 (en) 2011-08-03 2018-05-29 Cree, Inc. Forming SiC MOSFETs with high channel mobility by treating the oxide interface with cesium ions
JP5628765B2 (en) * 2011-08-19 2014-11-19 株式会社日立製作所 Semiconductor device
US8618582B2 (en) 2011-09-11 2013-12-31 Cree, Inc. Edge termination structure employing recesses for edge termination elements
US8664665B2 (en) 2011-09-11 2014-03-04 Cree, Inc. Schottky diode employing recesses for elements of junction barrier array
US9640617B2 (en) 2011-09-11 2017-05-02 Cree, Inc. High performance power module
US9373617B2 (en) 2011-09-11 2016-06-21 Cree, Inc. High current, low switching loss SiC power module
US8680587B2 (en) 2011-09-11 2014-03-25 Cree, Inc. Schottky diode
GB2495949B (en) * 2011-10-26 2015-03-11 Anvil Semiconductors Ltd Silicon carbide epitaxy
JP6042160B2 (en) * 2012-10-03 2016-12-14 東京エレクトロン株式会社 Film forming method and film forming apparatus
JP2014110402A (en) * 2012-12-04 2014-06-12 Rohm Co Ltd Semiconductor device
US9373691B2 (en) * 2013-08-07 2016-06-21 GlobalFoundries, Inc. Transistor with bonded gate dielectric
CN103681859A (en) * 2013-08-27 2014-03-26 厦门天睿电子有限公司 A silicon carbide semiconductor device and a manufacturing method thereof
US9698235B2 (en) 2013-10-22 2017-07-04 National Institute Of Advanced Industrial Science And Technology Field-effect transistor
US20150255362A1 (en) 2014-03-07 2015-09-10 Infineon Technologies Ag Semiconductor Device with a Passivation Layer and Method for Producing Thereof
JP2015198185A (en) * 2014-04-02 2015-11-09 東京エレクトロン株式会社 Deposition apparatus and deposition method
CN103887163B (en) * 2014-04-03 2016-04-20 中国科学院半导体研究所 For the preparation method of SiC base MOS device gate dielectric membrane
JP6701788B2 (en) * 2016-02-18 2020-05-27 富士電機株式会社 Method for manufacturing gate insulating film for silicon carbide semiconductor device
CN109478567B (en) 2016-07-15 2022-12-16 罗姆股份有限公司 Semiconductor device with a plurality of semiconductor chips
JP6692265B2 (en) * 2016-09-16 2020-05-13 株式会社東芝 Semiconductor device, manufacturing method of semiconductor device, inverter circuit, drive device, vehicle, and elevator
US10355206B2 (en) 2017-02-06 2019-07-16 Nantero, Inc. Sealed resistive change elements
JP6346341B2 (en) * 2017-05-15 2018-06-20 ローム株式会社 Semiconductor device
JP6924166B2 (en) * 2018-05-14 2021-08-25 株式会社東芝 Semiconductor device
DE102019204503B3 (en) * 2018-10-09 2020-03-26 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. Integrated capacitor and method of making an integrated capacitor
CN111326573A (en) * 2018-12-14 2020-06-23 深圳比亚迪微电子有限公司 Field effect transistor, preparation method and electronic equipment
DE102019120692A1 (en) * 2019-07-31 2021-02-04 Infineon Technologies Ag Power semiconductor device and method
JP7259139B2 (en) 2020-03-17 2023-04-17 ヒタチ・エナジー・スウィツァーランド・アクチェンゲゼルシャフト Insulated gate structure, wide bandgap material power device with the same, and manufacturing method thereof
US20220384290A1 (en) 2021-06-01 2022-12-01 Wolfspeed, Inc. Multilayer encapsulation for humidity robustness and highly accelerated stress tests and related fabrication methods
US11842937B2 (en) 2021-07-30 2023-12-12 Wolfspeed, Inc. Encapsulation stack for improved humidity performance and related fabrication methods

Family Cites Families (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3924024A (en) * 1973-04-02 1975-12-02 Ncr Co Process for fabricating MNOS non-volatile memories
US4466172A (en) 1979-01-08 1984-08-21 American Microsystems, Inc. Method for fabricating MOS device with self-aligned contacts
JPS61105848A (en) * 1984-10-30 1986-05-23 Toshiba Corp Manufacture of semiconductor device
JPS6465870A (en) * 1987-09-07 1989-03-13 Sharp Kk Semiconductor element of silicon carbide
US4875083A (en) 1987-10-26 1989-10-17 North Carolina State University Metal-insulator-semiconductor capacitor formed on silicon carbide
JPH0766971B2 (en) 1989-06-07 1995-07-19 シャープ株式会社 Silicon carbide semiconductor device
JPH04134866A (en) * 1990-09-27 1992-05-08 Toshiba Corp Field effect transistor device and its manufacture
JPH04357879A (en) * 1991-06-04 1992-12-10 Sharp Corp Nonvolatile semiconductor memory
US5170455A (en) 1991-10-30 1992-12-08 At&T Bell Laboratories Optical connective device
US5459107A (en) 1992-06-05 1995-10-17 Cree Research, Inc. Method of obtaining high quality silicon dioxide passivation on silicon carbide and resulting passivated structures
US6344663B1 (en) 1992-06-05 2002-02-05 Cree, Inc. Silicon carbide CMOS devices
JPH05347299A (en) * 1992-06-15 1993-12-27 Seiko Epson Corp Semiconductor device
US5726463A (en) 1992-08-07 1998-03-10 General Electric Company Silicon carbide MOSFET having self-aligned gate structure
JP3343160B2 (en) * 1992-09-25 2002-11-11 ソニー株式会社 Liquid crystal display
US5506421A (en) 1992-11-24 1996-04-09 Cree Research, Inc. Power MOSFET in silicon carbide
JP3222234B2 (en) * 1992-12-18 2001-10-22 株式会社リコー Method for manufacturing semiconductor device
US5436481A (en) * 1993-01-21 1995-07-25 Nippon Steel Corporation MOS-type semiconductor device and method of making the same
JPH06224416A (en) * 1993-01-21 1994-08-12 Nippon Steel Corp Mos field effect transistor and its manufacture, and semiconductor device using mos field effect transistor
US5510630A (en) * 1993-10-18 1996-04-23 Westinghouse Electric Corporation Non-volatile random access memory cell constructed of silicon carbide
JP3429567B2 (en) * 1994-07-08 2003-07-22 株式会社リコー Method for manufacturing MOS semiconductor device
JP3305901B2 (en) * 1994-12-14 2002-07-24 東芝マイクロエレクトロニクス株式会社 Method for manufacturing semiconductor device
JPH08288500A (en) * 1995-04-20 1996-11-01 Hitachi Ltd Silicon carbide semiconductor element and its manufacture and use
JPH08316226A (en) * 1995-05-17 1996-11-29 Sony Corp Formation method of element isolation region and manufacture of semiconductor device
JP3158973B2 (en) * 1995-07-20 2001-04-23 富士電機株式会社 Silicon carbide vertical FET
US5972801A (en) * 1995-11-08 1999-10-26 Cree Research, Inc. Process for reducing defects in oxide layers on silicon carbide
US5763905A (en) 1996-07-09 1998-06-09 Abb Research Ltd. Semiconductor device having a passivation layer
US6002159A (en) 1996-07-16 1999-12-14 Abb Research Ltd. SiC semiconductor device comprising a pn junction with a voltage absorbing edge
JPH10163338A (en) * 1996-11-28 1998-06-19 Ricoh Co Ltd Semiconductor device and its manufacturing method
SE9704150D0 (en) * 1997-11-13 1997-11-13 Abb Research Ltd Semiconductor device of SiC with insulating layer a refractory metal nitride layer
JPH11297712A (en) * 1998-04-10 1999-10-29 Sanyo Electric Co Ltd Formation method for compound film and manufacture of semiconductor element
US6246076B1 (en) * 1998-08-28 2001-06-12 Cree, Inc. Layered dielectric on silicon carbide semiconductor structures
US6600192B1 (en) * 1998-10-09 2003-07-29 The Kansai Electric Power Co., Inc. Vertical field-effect semiconductor device with buried gate region
WO2011109294A1 (en) 2010-03-01 2011-09-09 Dicerna Pharmaceuticals, Inc. Lipid delivery formulations
EP2809387B1 (en) 2012-01-31 2018-10-10 Advanced Bionics AG Systems for facilitating apical electrode stimulation by an electro-acoustic stimulation system

Cited By (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050017272A1 (en) * 2001-11-30 2005-01-27 Kenya Yamashita Semiconductor device and production method therefor
US7816688B2 (en) 2001-11-30 2010-10-19 Panasonic Corporation Semiconductor device and production method therefor
US7214627B2 (en) 2001-12-19 2007-05-08 Auburn University Graded junction termination extensions for electronic devices
US7033950B2 (en) * 2001-12-19 2006-04-25 Auburn University Graded junction termination extensions for electronic devices
US20060172543A1 (en) * 2001-12-19 2006-08-03 Merrett J N Graded junction termination extensions for electronic devices
US20030224612A1 (en) * 2001-12-19 2003-12-04 Merrett J. Neil Graded junction termination extensions for electronic devices
US7851284B2 (en) 2005-04-07 2010-12-14 Lockheed Martin Corporation Method for making GaN-based high electron mobility transistor
US20080124851A1 (en) * 2005-04-07 2008-05-29 An-Ping Zhang GaN-based high electron mobility transistor and method for making the same
US20060226442A1 (en) * 2005-04-07 2006-10-12 An-Ping Zhang GaN-based high electron mobility transistor and method for making the same
US20080035934A1 (en) * 2005-06-29 2008-02-14 Sheppard Scott T Passivation of Wide Band-Gap Based Semiconductor Devices with Hydrogen-Free Sputtered Nitrides
US20090215280A1 (en) * 2005-06-29 2009-08-27 Cree, Inc. Passivation of Wide Band-Gap Based Semiconductor Devices with Hydrogen-Free Sputtered Nitrides
US7696584B2 (en) * 2005-06-29 2010-04-13 Cree, Inc. Reduced leakage power devices by inversion layer surface passivation
US20070018272A1 (en) * 2005-06-29 2007-01-25 Henning Jason P Reduced Leakage Power Devices By Inversion Layer Surface Passivation
US7855401B2 (en) 2005-06-29 2010-12-21 Cree, Inc. Passivation of wide band-gap based semiconductor devices with hydrogen-free sputtered nitrides
US7858460B2 (en) 2005-06-29 2010-12-28 Cree, Inc. Passivation of wide band-gap based semiconductor devices with hydrogen-free sputtered nitrides
EP2432020A4 (en) * 2009-05-11 2013-06-26 Sumitomo Electric Industries Semiconductor device
EP2432020A1 (en) * 2009-05-11 2012-03-21 Sumitomo Electric Industries, Ltd. Semiconductor device
US8471267B2 (en) 2009-09-03 2013-06-25 Panasonic Corporation Semiconductor device and method for producing same
US20110220917A1 (en) * 2009-09-03 2011-09-15 Masashi Hayashi Semiconductor device and method for producing same
US20150243728A1 (en) * 2011-04-01 2015-08-27 Himax Technologies Limited Metal-insulation-metal device
US9520353B2 (en) * 2011-04-01 2016-12-13 Himax Technologies Limited Metal-insulation-metal device
US8994073B2 (en) 2012-10-04 2015-03-31 Cree, Inc. Hydrogen mitigation schemes in the passivation of advanced devices
US9991399B2 (en) 2012-10-04 2018-06-05 Cree, Inc. Passivation structure for semiconductor devices
USRE49167E1 (en) 2012-10-04 2022-08-09 Wolfspeed, Inc. Passivation structure for semiconductor devices
US9812338B2 (en) 2013-03-14 2017-11-07 Cree, Inc. Encapsulation of advanced devices using novel PECVD and ALD schemes
US20170110568A1 (en) * 2015-10-16 2017-04-20 Samsung Electronics Co., Ltd. Finfet having dual vertical spacer and method of manufacturing the same
US10181527B2 (en) * 2015-10-16 2019-01-15 Samsung Electronics Co., Ltd. FinFet having dual vertical spacer and method of manufacturing the same

Also Published As

Publication number Publication date
EP2267760A3 (en) 2012-08-29
EP1112593A2 (en) 2001-07-04
CN1213485C (en) 2005-08-03
CA2340653A1 (en) 2000-03-09
AU6241199A (en) 2000-03-21
TW457627B (en) 2001-10-01
WO2000013236A3 (en) 2000-08-24
WO2000013236A2 (en) 2000-03-09
EP2267760A2 (en) 2010-12-29
JP5021860B2 (en) 2012-09-12
WO2000013236A9 (en) 2001-03-22
KR100676445B1 (en) 2007-01-30
US6437371B2 (en) 2002-08-20
US6246076B1 (en) 2001-06-12
CN1336010A (en) 2002-02-13
KR20010073055A (en) 2001-07-31
JP2002524860A (en) 2002-08-06

Similar Documents

Publication Publication Date Title
US6437371B2 (en) Layered dielectric on silicon carbide semiconductor structures
US6972436B2 (en) High voltage, high temperature capacitor and interconnection structures
US6528373B2 (en) Layered dielectric on silicon carbide semiconductor structures
Lipkin et al. Insulator investigation on SiC for improved reliability
US7598576B2 (en) Environmentally robust passivation structures for high-voltage silicon carbide semiconductor devices
US6025608A (en) Semiconductor device of SiC with insulating layer and a refractory metal nitride layer
US6940110B2 (en) SiC-MISFET and method for fabricating the same
Matocha et al. Effect of annealing on GaN-insulator interfaces characterized by metal-insulator-semiconductor capacitors
Lai et al. The electrical characteristics of polysilicon oxide grown in pure N/sub 2/O
US11682709B2 (en) Interface layer control methods for semiconductor power devices and semiconductor devices formed thereof
US20240079237A1 (en) Method of manufacturing ohmic contacts of an electronic device, with thermal budget optimization
EP4333073A1 (en) Sic-based electronic device with improved gate dielectric and manufacturing method thereof, diode
WO2023112312A1 (en) Semiconductor device and manufacturing method for same
US20230187525A1 (en) Insulated Gate Structure, Wide Bandgap Material Power Device With the Same and Manufacturing Method Thereof
Suliman et al. Electrical properties of the gate oxide and its interface with Si in U-shaped trench MOS capacitors: The impact of polycrystalline Si doping and oxide composition
KR20230004091A (en) Method of forming thermal oxidation layer having reliability by post-oxidation annealing

Legal Events

Date Code Title Description
STCF Information on status: patent grant

Free format text: PATENTED CASE

CC Certificate of correction
FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: WOLFSPEED, INC., NORTH CAROLINA

Free format text: CHANGE OF NAME;ASSIGNOR:CREE, INC.;REEL/FRAME:057891/0880

Effective date: 20211001