TWM537303U - ３ｄ多晶片模組封裝結構（二） - Google Patents

３ｄ多晶片模組封裝結構（二） Download PDF

Info

Publication number
TWM537303U
TWM537303U TW105217324U TW105217324U TWM537303U TW M537303 U TWM537303 U TW M537303U TW 105217324 U TW105217324 U TW 105217324U TW 105217324 U TW105217324 U TW 105217324U TW M537303 U TWM537303 U TW M537303U
Authority
TW
Taiwan
Prior art keywords
die
printed circuit
circuit board
package structure
chip module
Prior art date
Application number
TW105217324U
Other languages
English (en)
Inventor
zi-xiang Huang
Original Assignee
Jorjin Tech Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Jorjin Tech Inc filed Critical Jorjin Tech Inc
Priority to TW105217324U priority Critical patent/TWM537303U/zh
Publication of TWM537303U publication Critical patent/TWM537303U/zh

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/12105—Bump connectors formed on an encapsulation of the semiconductor or solid-state body, e.g. bumps on chip-scale packages
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73267—Layer and HDI connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Description

3D多晶片模組封裝結構(二)
本創作係有關於半導體封裝結構，尤指一種3D多晶片封裝結構。
半導體裝置係由晶粒(chip，或稱為die)及封裝結構(package)所構成，封裝結構可對晶粒提供保護、電氣傳導路徑(將晶粒上的焊墊(bond pad)引出到外部，以便與外部的電路或裝置連接)及散熱等功能，現代的半導體裝置其晶粒係朝著元件數目增加且縮小體積之趨勢發展，因此，對於半導體封裝結構或製程而言，如何相應的縮小封裝體積並提高集成度，即形成不小的技術挑戰。
在現有的先進封裝製程中，包含堆疊式封裝(PoP，Package on Package)在內的3D封裝技術可用來實現前述縮小體積並提高集成度的目標，其中，可透過導電的直通矽晶穿孔(TSV，through silicon vias)或直通孔洞穿孔(THV，through hole vias)來達成3D裝置的集成(integration)，然而，習知的堆疊式封裝通常需要額外的雷射鑽孔(laser drilling)、金屬化(metallization)等製程以形成可貫穿整個封裝厚度的互連結構，如此一來，將使封裝結構的製程更為複雜並提高製造成本，是故，如何針對上述缺失加以改進，即為本案申請人所欲解決之技術困難點所在。
有鑑於習用半導體封裝結構的上述缺失，因此本創作之目的在於發展一種可簡化製程並降低製造成本之3D多晶片封裝結構。
本創作之另一目的，在於發展一種可縮小封裝尺寸之3D多晶片封裝結構。
為達成以上之目的，本創作係提供一種3D多晶片模組封裝結構，其包含：一印刷電路基板，係設有一開口，該印刷電路基板的上表面與下表面分別設有導電墊，且位於該印刷電路基板上表面的導電墊與位於該印刷電路基板下表面的導電墊相互連接；一第一晶粒，係以令其接觸墊朝下的方式設置於該印刷電路基板的開口內；至少一個第二晶粒，係以依序往上垂直堆疊的方式設置在該第一晶粒上方，且各該第二晶粒分別透過金屬導線與該印刷電路基板上表面的導電墊相連接；一封裝體，係設置於該印刷電路基板上方並將該第一晶粒、各第二晶粒及金屬導線包覆；一重新布線層，係設置於該印刷電路基板與第一晶粒下方，用以使第一晶粒的接觸墊以扇出方式與印刷電路基板下表面的導電墊相連接；複數個外部連接元件，係連接於該重新布線層下方。
其中，該第一晶粒為較高接腳數目的半導體晶粒，且該第二晶粒為較低接腳數目的半導體晶粒。
進一步的，該第一晶粒為處理器晶粒，該第二晶粒為記憶體晶粒。
藉此，本創作的印刷電路基板只需採用現成且等級較低之印刷電路板，且印刷電路板上無須複雜的雷射鑽孔或金屬化製程即可形成貫 穿整個封裝的上下互連結構，同時，該重新布線層亦只需用到相當成熟且精密度較低的半導體製程，從而使本創作可達到簡化製程並降低製造成本之目的；此外，又藉由各該第二晶粒係直接疊設於該第一晶粒之上，再利用第二晶粒的低接腳數特性，故採用成熟習知的打線與封模等工藝即可輕易地實現3D多晶片封裝結構，進而使本創作可兼具縮小封裝尺寸之功效。
〔本創作〕
2‧‧‧印刷電路基板
21‧‧‧開口
22‧‧‧導電墊
23‧‧‧導電墊
24‧‧‧導電柱
3‧‧‧第一晶粒
31‧‧‧接觸墊
4‧‧‧載體
5‧‧‧第二晶粒
51‧‧‧金屬導線
6‧‧‧封裝體
7‧‧‧重新布線層
8‧‧‧外部連接元件
第一圖係本創作之一實施例的結構示意圖。
第二圖至第六圖係本創作之一實施例的製作流程示意圖。
請參閱第一圖所示，其係本創作之3D多晶片模組封裝結構，其包含：一印刷電路基板(PCB)2，請再配合參閱第二圖至第六圖所示，其揭示了如第一圖之3D多晶片模組封裝結構的製作流程，其中，該印刷電路基板2上設有一開口21，該印刷電路基板2的上表面與下表面分別設有導電墊(conductive pad)22、23，且位於該印刷電路基板2上表面的導電墊22與位於該印刷電路基板2下表面的導電墊23具體可透過導電柱24、導電層或導電墊而相互連接，一般而言，該印刷電路基板2可以採用雙面板(double-sided board)來製作，也可以採用多層板(multi-layer board)來製作；一第一晶粒3，該第一晶粒3係以令其接觸墊(bond pad)31朝下的方式設置於該印刷電路基板2的開口21內，請參閱第二圖所示，製作時，係先將該印刷電路基板2置設於一載體4如膠帶(carrier tape)上，再將 該第一晶粒3置設在位於該開口21內的載體4上，加以定位，在此，該第一晶粒3優選係為高接腳數目(high pin count)的半導體晶粒如各種處理器，像是個人電腦的中央處理器(CPU)、行動裝置的應用處理器(Application Porcessor，AP)或是圖型處理器(GPU)等等，以便充分發揮本創作的結構特點與應用效益；至少一個第二晶粒5，各該第二晶粒5係以依序往上垂直堆疊的方式設置在該第一晶粒3上方，且各該第二晶粒5分別透過金屬導線51如金線與該印刷電路基板2其上導電墊22相連接，在本實施例中，該第二晶粒5的數量係繪示為2個，惟在其他可行的實施例中，該第二晶粒5的數量也可以是只有1個或是更多個，較佳地，該第二晶粒5係為低接腳數目的半導體晶粒，例如記憶體晶粒(像是RAM或NAND Flash)，請再配含參閱第三圖所示，製作時，各該第二晶粒5具體係透過習知的黏晶(die bond，或稱die mount、die attach)與打線(wire bond)等半導體封裝工藝來完成上述的結構配置；一封裝體(encapsulant)6，該封裝體6係設置於該印刷電路基板2上方並將該第一晶粒3、各第二晶粒5及金屬導線51包覆，該封裝體6具體可為封裝用樹脂，請再配合參閱第四圖所示，製作時，具體可透過印刷、塗覆或模製等方式將封裝體6沉積成型於該印刷電路基板2上方，至此，該印刷電路基板2、第一晶粒3、第二晶粒5與封裝體6即構成一中間階段的晶粒封裝結構；一重新布線層(RDL，Redistribution Layer)7，該重新布線層7係設置於該印刷電路基板2與第一晶粒3下方，用以使第一晶粒3上的接觸 墊31能夠以扇出(Fan-Out)的方式及結構與印刷電路基板2下表面的導電墊23相連接，請再配合參閱第四圖與第五圖所示，製作時，可先用例如機械剝離的方式將第四圖中的載體4移除，接下來，再將前述的中間階段的晶粒封裝結構上下翻轉，使印刷電路基板2下表面的導電墊23及第一晶粒3的接觸墊31朝上，然後，再透過半導體的圖案化及金屬沉積(例如濺鍍、曝光、顯影、蝕刻)等製程，於該印刷電路基板2及第一晶粒3上方形成該重新布線層7，從而使該重新布線層7可將第一晶粒3的接觸墊31與印刷電路基板2下表面的導電墊23連接起來，而如第五圖所示，實務上，該重新布線層7所使用的半導體製程其線寬大約在5~20μm(微米)的等級，同時，大約只須用到三、四道光罩即可完成；複數個外部連接元件8，該複數個外部連接元件8係連接於該重新布線層7下方，具體而言，該外部連接元件8可以是焊球(solder ball)或凸塊(solder bump)，請再配合參閱第六圖所示，製作時，可透過半導體的植球或凸塊製程(bumping)在如第五圖的重新布線層7上方形成各該外部連接元件8，完成後再翻轉過來，即可完成如第一圖所示的3D多晶片模組封裝結構。
請參閱第一圖所示，藉由本創作採用具有開口21及相互連接的導電墊22、23的印刷電路基板2，並透過重新布線層7完成位於開口21內的第一晶粒3其接觸墊31與印刷電路基板2下表面的導電墊23之間的電性連接，以實現I/O接點的扇出(I/O pad Fan-Out)，而可易於封裝具有較多接點數目的第一晶粒3如CPU，其中，該印刷電路基板2只需採用現成且等級較低之印刷電路板，且印刷電路板上無須複雜的雷射鑽孔或金屬化製程即可形 成貫穿整個封裝的上下互連結構，同時，該重新布線層7亦只需用到相當成熟且精密度較低的半導體製程，從而使本創作可達到簡化製程並降低製造成本之目的；此外，又藉由各該第二晶粒5係直接疊設於該第一晶粒3之上，再利用第二晶粒5的低接腳數特性，故採用成熟習知的打線與封模等工藝即可輕易地實現3D多晶片封裝結構，進而使本創作可兼具縮小封裝尺寸之功效。
2‧‧‧印刷電路基板
22‧‧‧導電墊
23‧‧‧導電墊
24‧‧‧導電柱
3‧‧‧第一晶粒
31‧‧‧接觸墊
5‧‧‧第二晶粒
51‧‧‧金屬導線
6‧‧‧封裝體
7‧‧‧重新布線層
8‧‧‧外部連接元件

Claims (3)

  1. 一種3D多晶片模組封裝結構，其包含：一印刷電路基板(PCB)，係設有一開口，該印刷電路基板的上表面與下表面分別設有導電墊，且位於該印刷電路基板上表面的導電墊與位於該印刷電路基板下表面的導電墊相互連接；一第一晶粒，係以令其接觸墊朝下的方式設置於該印刷電路基板的開口內；至少一個第二晶粒，係以依序往上垂直堆疊的方式設置在該第一晶粒上方，且各該第二晶粒分別透過金屬導線與該印刷電路基板上表面的導電墊相連接；一封裝體，係設置於該印刷電路基板上方並將該第一晶粒、各第二晶粒及金屬導線包覆；一重新布線層，係設置於該印刷電路基板與第一晶粒下方，用以使第一晶粒的接觸墊以扇出方式與印刷電路基板下表面的導電墊相連接；複數個外部連接元件，係連接於該重新布線層下方。
  2. 如申請專利範圍第1項所述之3D多晶片模組封裝結構，其中該第一晶粒為較高接腳數目的半導體晶粒，且該第二晶粒為較低接腳數目的半導體晶粒。
  3. 如申請專利範圍第2項所述之3D多晶片模組封裝結構，其中該第一晶粒為處理器晶粒，該第二晶粒為記憶體晶粒。
TW105217324U 2016-11-14 2016-11-14 ３ｄ多晶片模組封裝結構（二） TWM537303U (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW105217324U TWM537303U (zh) 2016-11-14 2016-11-14 ３ｄ多晶片模組封裝結構（二）

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW105217324U TWM537303U (zh) 2016-11-14 2016-11-14 ３ｄ多晶片模組封裝結構（二）

Publications (1)

Publication Number Publication Date
TWM537303U true TWM537303U (zh) 2017-02-21

Family

ID=58607264

Family Applications (1)

Application Number Title Priority Date Filing Date
TW105217324U TWM537303U (zh) 2016-11-14 2016-11-14 ３ｄ多晶片模組封裝結構（二）

Country Status (1)

Country Link
TW (1) TWM537303U (zh)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10438927B2 (en) 2017-12-15 2019-10-08 Samsung Electronics Co, Ltd. Fan-out semiconductor package
US10734324B2 (en) 2018-04-18 2020-08-04 Samsung Electro-Mechanics Co., Ltd. Fan-out semiconductor package including stacked chips

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10438927B2 (en) 2017-12-15 2019-10-08 Samsung Electronics Co, Ltd. Fan-out semiconductor package
US10734324B2 (en) 2018-04-18 2020-08-04 Samsung Electro-Mechanics Co., Ltd. Fan-out semiconductor package including stacked chips

Similar Documents

Publication Publication Date Title
US10867897B2 (en) PoP device
TWI616956B (zh) 整合式扇出封裝及製造方法
US9293449B2 (en) Methods and apparatus for package on package devices with reversed stud bump through via interconnections
US9502335B2 (en) Package structure and method for fabricating the same
TWI467668B (zh) 封裝的半導體裝置、用於半導體裝置的封裝體及半導體裝置封裝方法
US7598617B2 (en) Stack package utilizing through vias and re-distribution lines
US20150069595A1 (en) Apparatus and Method for a Component Package
TWI671861B (zh) 半導體封裝結構及其製作方法
TWI569390B (zh) 電子封裝件及其製法
TWI698966B (zh) 電子封裝件及其製法
US20160079205A1 (en) Semiconductor package assembly
US20130164889A1 (en) Semiconductor device and method of manufacturing the same
TW201530729A (zh) 層疊封裝元件及其製造方法
KR20130006260A (ko) 혁신적인 범프-온-트레이스 패키지-온-패키지
TW201911508A (zh) 電子封裝件
TW201417235A (zh) 封裝結構及其製法
TWI647798B (zh) 電子封裝件及其製法
TW202220151A (zh) 電子封裝件及其製法
TWM537303U (zh) ３ｄ多晶片模組封裝結構（二）
TWM537310U (zh) ３ｄ多晶片模組封裝結構（一）
TW201810458A (zh) 封裝基板及其製法
TWM521807U (zh) 封裝結構及其中介板
TW201719841A (zh) 電子封裝件及其製法
KR20210020640A (ko) 반도체 패키지
TWI622147B (zh) 半導體封裝