TWI825705B - Protection tape and manufacturing method of semiconductor device - Google Patents

Protection tape and manufacturing method of semiconductor device Download PDF

Info

Publication number
TWI825705B
TWI825705B TW111117306A TW111117306A TWI825705B TW I825705 B TWI825705 B TW I825705B TW 111117306 A TW111117306 A TW 111117306A TW 111117306 A TW111117306 A TW 111117306A TW I825705 B TWI825705 B TW I825705B
Authority
TW
Taiwan
Prior art keywords
layer
protective tape
substrate
base material
shrink
Prior art date
Application number
TW111117306A
Other languages
Chinese (zh)
Other versions
TW202344645A (en
Inventor
陳俊發
黃啟華
林欽楷
李貞儒
謝詩柔
陳宣佑
Original Assignee
山太士股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 山太士股份有限公司 filed Critical 山太士股份有限公司
Priority to TW111117306A priority Critical patent/TWI825705B/en
Publication of TW202344645A publication Critical patent/TW202344645A/en
Application granted granted Critical
Publication of TWI825705B publication Critical patent/TWI825705B/en

Links

Images

Landscapes

  • Laminated Bodies (AREA)
  • Adhesive Tapes (AREA)

Abstract

A protection tape includes a first substrate layer, an adhesive layer and a shrinkage layer. The shrinkage layer is located between the first substrate layer and the adhesive layer. The thermal expansion coefficient of the shrinkage layer at 180℃ is larger than or equal to 100 µm/m℃ and less than 400 µm/m℃, and the hardness of the shrinkage layer is greater than the Shore 30A at 23℃.

Description

保護膠帶以及半導體裝置的製造方法Protective tape and method of manufacturing semiconductor device

本發明是有關於一種保護膠帶,且特別是有關於一種包含收縮層的保護膠帶以及利用所述保護膠帶的半導體裝置的製造方法。 The present invention relates to a protective tape, and in particular to a protective tape including a shrink layer and a manufacturing method of a semiconductor device using the protective tape.

目前,半導體材料被廣泛地運用於許多電子裝置中,例如微機電系統(Microelectromechanical Systems)、互補金屬氧化物半導體(Complementary Metal Oxide Semiconductor)、三維積體電路(3DIC)、記憶體晶片(Memories chip)、邏輯晶片(Logic chip)、功率晶片(Power chip)、射頻晶片(Radio Frequency chip)、二極體(diode)、中介層(interposer)等。隨著技術的進展,半導體裝置持續朝向輕薄短小、高性能、節能等方向發展。 Currently, semiconductor materials are widely used in many electronic devices, such as microelectromechanical systems, complementary metal oxide semiconductors, three-dimensional integrated circuits (3DIC), and memory chips. , Logic chip, Power chip, Radio Frequency chip, diode, interposer, etc. With the advancement of technology, semiconductor devices continue to develop in the directions of being light, thin, compact, high-performance, and energy-saving.

扇出型晶圓封裝(Fan-Out Wafer Level Packaging,FOWLP)是一種可以有效提升半導體裝置的積體密度的技術,在一般的扇出型晶圓封裝製程中,於玻璃載板上沉積重新佈線結構,接著將晶片封裝於前述重新佈線結構上。然而,重新佈線結 構與玻璃載板的熱膨脹係數不同,因此,在沉積重新佈線結構之後,玻璃載板容易出現翹曲,並影響後續製程的良率。 Fan-Out Wafer Level Packaging (FOWLP) is a technology that can effectively increase the volume density of semiconductor devices. In the general fan-out wafer packaging process, rewiring is deposited on a glass carrier. structure, and then the chip is packaged on the aforementioned rewiring structure. However, rewiring the junction The thermal expansion coefficient of the structure and the glass carrier are different. Therefore, after the rewiring structure is deposited, the glass carrier is prone to warping and affects the yield of subsequent processes.

本發明提供一種保護膠帶,可以改善基底的翹曲問題。 The invention provides a protective tape that can improve the warping problem of the base.

本發明提供一種半導體裝置的製造方法,可以改善基底在沉積導電層以及絕緣層之後出現的翹曲問題。 The present invention provides a method for manufacturing a semiconductor device, which can improve the warping problem of a substrate after depositing a conductive layer and an insulating layer.

本發明的至少一實施例提供一種保護膠帶。保護膠帶包括第一基材層、黏著層以及收縮層。收縮層位於第一基材層與黏著層之間。收縮層在180℃的熱膨脹係數為大於或等於100μm/m℃且小於400μm/m℃,且收縮層在23℃的硬度大於肖氏硬度30A。 At least one embodiment of the present invention provides a protective tape. The protective tape includes a first base material layer, an adhesive layer and a shrink layer. The shrink layer is located between the first base material layer and the adhesive layer. The thermal expansion coefficient of the shrink layer at 180°C is greater than or equal to 100 μm/m°C and less than 400 μm/m°C, and the hardness of the shrink layer at 23°C is greater than Shore hardness 30A.

在一些實施例中,收縮層在30℃的彎曲模數為1.45MPa,且在180℃的彎曲模數為0.19MPa。 In some embodiments, the shrink layer has a flexural modulus at 30°C of 1.45 MPa and a flexural modulus at 180°C of 0.19 MPa.

在一些實施例中,第一基材層的柔韌性大於收縮層的柔韌性。 In some embodiments, the first substrate layer is more flexible than the shrink layer.

在一些實施例中,收縮層的材料包括壓克力樹脂、聚氨酯樹脂、環氧樹脂、聚矽氧烷樹脂或上述材料的組合。 In some embodiments, the material of the shrink layer includes acrylic resin, polyurethane resin, epoxy resin, polysiloxane resin or a combination of the above materials.

在一些實施例中,保護膠帶更包括第二基材層。收縮層位於第一基材層與第二基材層之間,且第二基材層位於收縮層與黏著層之間。收縮層在180℃的熱膨脹係數大於第一基材層在180℃的熱膨脹係數與第二基材層在180℃的熱膨脹係數。 In some embodiments, the protective tape further includes a second substrate layer. The shrink layer is located between the first base material layer and the second base material layer, and the second base material layer is located between the shrink layer and the adhesive layer. The thermal expansion coefficient of the shrink layer at 180°C is greater than the thermal expansion coefficient of the first base material layer at 180°C and the thermal expansion coefficient of the second base material layer at 180°C.

在一些實施例中,第一基材層的材料與第二基材層的材 料包括聚對苯二甲酸乙二酯、聚氨酯、聚醚碸、聚萘二甲酸乙二醇酯、聚醯亞胺、聚醚醯亞胺、聚醚醚酮或上述材料的組合。 In some embodiments, the material of the first substrate layer is the same as the material of the second substrate layer. Materials include polyethylene terephthalate, polyurethane, polyether ester, polyethylene naphthalate, polyimide, polyetherimide, polyether ether ketone or a combination of the above materials.

在一些實施例中,以原料組成收縮層,原料包括寡聚物、單體以及起始劑,其中寡聚物包括環氧丙烯酸酯、聚酯丙烯酸酯、聚氨酯丙烯酸酯、聚醚丙烯酸酯或其組合,單體包括單官能基單體、雙官能基單體、多官能基單體或其組合,且起始劑包括自由基型起始劑或陽離子型起始劑。 In some embodiments, the shrink layer is composed of raw materials, including oligomers, monomers, and initiators, wherein the oligomers include epoxy acrylate, polyester acrylate, polyurethane acrylate, polyether acrylate, or other In combination, the monomers include monofunctional monomers, difunctional monomers, multifunctional monomers or combinations thereof, and the initiators include free radical initiators or cationic initiators.

在一些實施例中,在收縮層的原料中,寡聚物的重量比大於或等於40wt%,單體的重量比為20wt%至50wt%,且起始劑的重量比小於或等於10wt%。 In some embodiments, in the raw materials of the shrink layer, the weight ratio of oligomers is greater than or equal to 40wt%, the weight ratio of monomers is 20wt% to 50wt%, and the weight ratio of the starter is less than or equal to 10wt%.

在一些實施例中,第一基材層的厚度為25微米至200微米,收縮層的厚度為25微米至500微米,且黏著層的厚度為5微米至100微米。 In some embodiments, the first substrate layer has a thickness of 25 microns to 200 microns, the shrink layer has a thickness of 25 microns to 500 microns, and the adhesive layer has a thickness of 5 microns to 100 microns.

本發明的至少一實施例提供一種半導體裝置的製造方法,包括將保護膠帶貼於基底的第一面、於基底的相對於第一面的一第二面沉積至少一第一導電層以及至少一第一絕緣層以及將第一導電層以及第一絕緣層自基底取起。所述保護膠帶包括第一基材層、黏著層以及收縮層。收縮層位於第一基材層與黏著層之間。收縮層在180℃的熱膨脹係數為大於或等於100μm/m℃且小於400μm/m℃,且收縮層在23℃的硬度大於肖氏硬度30A。 At least one embodiment of the present invention provides a method for manufacturing a semiconductor device, which includes affixing a protective tape to a first surface of a substrate, depositing at least a first conductive layer and at least one conductive layer on a second surface of the substrate relative to the first surface. The first insulating layer and the first conductive layer and the first insulating layer are lifted from the substrate. The protective tape includes a first base material layer, an adhesive layer and a shrink layer. The shrink layer is located between the first base material layer and the adhesive layer. The thermal expansion coefficient of the shrink layer at 180°C is greater than or equal to 100 μm/m°C and less than 400 μm/m°C, and the hardness of the shrink layer at 23°C is greater than Shore hardness 30A.

在一些實施例中,半導體裝置的製造方法更包括:自基底移除所述保護膠帶;於基底的第一面貼上另一保護膠帶,其中 所述另一保護膠帶的另一收縮層在180℃的熱膨脹係數大於所述保護膠帶的所述收縮層在180℃的熱膨脹係數;於第一導電層以及第一絕緣層上沉積至少一第二導電層以及至少一第二絕緣層;所述基底移除所述另一保護膠帶;將第一導電層、第一絕緣層、第二導電層以及第二絕緣層自基底取起。 In some embodiments, the method of manufacturing a semiconductor device further includes: removing the protective tape from the substrate; and applying another protective tape on the first side of the substrate, wherein The thermal expansion coefficient of the other shrinkage layer of the other protective tape at 180°C is greater than the thermal expansion coefficient of the shrinkage layer of the protective tape at 180°C; at least one second second conductive layer is deposited on the first conductive layer and the first insulating layer. a conductive layer and at least a second insulating layer; remove the other protective tape from the base; take the first conductive layer, the first insulating layer, the second conductive layer and the second insulating layer from the base.

在一些實施例中,半導體裝置的製造方法更包括:於所述保護膠帶的所述第一基材層貼上另一保護膠帶;於第一導電層以及第一絕緣層上沉積至少一第二導電層以及至少一第二絕緣層;自基底移除所述另一保護膠帶以及所述保護膠帶;將第一導電層、第一絕緣層、第二導電層以及第二絕緣層自基底取起。 In some embodiments, the manufacturing method of a semiconductor device further includes: sticking another protective tape on the first base material layer of the protective tape; depositing at least one second layer on the first conductive layer and the first insulating layer. The conductive layer and at least one second insulating layer; removing the other protective tape and the protective tape from the base; taking the first conductive layer, the first insulating layer, the second conductive layer and the second insulating layer from the base .

在一些實施例中,所述另一保護膠帶的另一黏著層的黏性小於所述保護膠帶的所述黏著層的黏性。 In some embodiments, the adhesiveness of the other adhesive layer of the other protective tape is less than the adhesiveness of the adhesive layer of the protective tape.

在一些實施例中,在將所述保護膠帶貼於基底的第一面之後,切割所述保護膠帶。 In some embodiments, after applying the protective tape to the first side of the substrate, the protective tape is cut.

在一些實施例中,半導體裝置的製造方法更包括:在將所述保護膠帶貼於基底的第一面之後,將所述保護膠帶置於吸盤上。 In some embodiments, the method of manufacturing a semiconductor device further includes: after affixing the protective tape to the first surface of the substrate, placing the protective tape on a suction cup.

在一些實施例中,半導體裝置的製造方法更包括:在沉積第一導電層以及第一絕緣層之前,於基底的第二面形成離型層,且第一導電層以及第一絕緣層沉積於離型層上。 In some embodiments, the manufacturing method of the semiconductor device further includes: before depositing the first conductive layer and the first insulating layer, forming a release layer on the second side of the substrate, and depositing the first conductive layer and the first insulating layer on On the release layer.

在一些實施例中,半導體裝置的製造方法更包括:以雷射照射離型層,以使第一導電層以及第一絕緣層與基底分離。 In some embodiments, the method of manufacturing a semiconductor device further includes: irradiating the release layer with a laser to separate the first conductive layer and the first insulating layer from the substrate.

1:半導體裝置 1:Semiconductor device

10,10a,10a’:保護膠帶 10,10a,10a’: protective tape

12A,12A’:第一基材層 12A, 12A’: first base material layer

12B,12B’:第二基材層 12B, 12B’: second base material layer

14,14’:收縮層 14,14’:shrink layer

16,16’:黏著層 16,16’: Adhesive layer

20:離型層 20: Release layer

100:基底 100:Base

100a:第一面 100a: Side 1

100b:第二面 100b: Second side

120:第一導電層 120: First conductive layer

130:第一絕緣層 130: First insulation layer

140:第二導電層 140: Second conductive layer

142:微凸塊 142:Micro bumps

150:第二絕緣層 150: Second insulation layer

210:晶片 210:Chip

220:接墊 220:pad

230:底部填充材 230: Bottom filling material

240:封裝材 240:Packaging material

250:連接端子 250:Connection terminal

CK:吸盤 CK: Suction cup

CL:切割線 CL: cutting line

F,F’:收縮力 F, F’: contraction force

RDL:重新佈線結構 RDL: rewiring structure

T1,T2,T3,T4:厚度 T1, T2, T3, T4: Thickness

圖1是依照本發明的一實施例的一種保護膠帶的剖面示意圖。 Figure 1 is a schematic cross-sectional view of a protective tape according to an embodiment of the present invention.

圖2是依照本發明的一實施例的一種保護膠帶的剖面示意圖。 Figure 2 is a schematic cross-sectional view of a protective tape according to an embodiment of the present invention.

圖3A至圖3I是依照本發明的一實施例的一種半導體裝置的製造方法的剖面示意圖。 3A to 3I are schematic cross-sectional views of a method for manufacturing a semiconductor device according to an embodiment of the present invention.

圖4A至圖4E是依照本發明的一實施例的一種半導體裝置的製造方法的剖面示意圖。 4A to 4E are schematic cross-sectional views of a method for manufacturing a semiconductor device according to an embodiment of the present invention.

圖1是依照本發明的一實施例的一種保護膠帶的剖面示意圖。 Figure 1 is a schematic cross-sectional view of a protective tape according to an embodiment of the present invention.

請參考圖1,保護膠帶10包括第一基材層12A、黏著層16以及收縮層14。收縮層14位於第一基材層12A與黏著層16之間。在一些實施例中,在使用保護膠帶10前,保護膠帶10設置於離型層20上,其中黏著層16朝向離型層20。在欲使用保護膠帶10時,將保護膠帶10自離型層20撕起,接著再將保護膠帶10貼合至其他位置。 Please refer to FIG. 1 , the protective tape 10 includes a first base material layer 12A, an adhesive layer 16 and a shrink layer 14 . The shrink layer 14 is located between the first base material layer 12A and the adhesive layer 16 . In some embodiments, before using the protective tape 10 , the protective tape 10 is disposed on the release layer 20 , with the adhesive layer 16 facing the release layer 20 . When the protective tape 10 is to be used, the protective tape 10 is torn off from the release layer 20 , and then the protective tape 10 is attached to another position.

在一些實施例中,第一基材層12A的材料包括聚對苯二 甲酸乙二酯(Polyethylene terephthalate,PET)、聚氨酯(Polyurethane,PU)、聚醚碸(Polyethersulfones,PES)、聚萘二甲酸乙二醇酯(Polyethylene naphthalate,PEN)、聚醯亞胺(Polyimide,PI)、聚醚醯亞胺(Polyetherimide,PEI)、聚醚醚酮(Polyetheretherketone,PEEK)、上述材料的組合或其他合適的材料。在第一基材層12A為聚氨酯的實施例中,第一基材層12A可以選用熱塑性聚氨酯,但本發明不以此為限。在第一基材層12A為聚醯亞胺的實施例中,第一基材層12A可以選用透明聚醯亞胺,但本發明不以此為限。在一些實施例中,第一基材層12A例如為可以捲曲的材料層,且第一基材層12A的製造方式例如包括抽出成型、塗佈或其他合適的製程。第一基材層12A的厚度T1例如為25微米至200微米。 In some embodiments, the material of the first substrate layer 12A includes polyterephthalene. Polyethylene terephthalate (PET), polyurethane (PU), polyethersulfones (PES), polyethylene naphthalate (PEN), polyimide (PI) ), polyetherimide (PEI), polyetheretherketone (PEEK), a combination of the above materials or other suitable materials. In the embodiment where the first base material layer 12A is polyurethane, the first base material layer 12A may be thermoplastic polyurethane, but the present invention is not limited thereto. In the embodiment where the first base material layer 12A is polyimide, the first base material layer 12A can be made of transparent polyimide, but the present invention is not limited thereto. In some embodiments, the first base material layer 12A is, for example, a material layer that can be rolled, and the manufacturing method of the first base material layer 12A includes, for example, extrusion molding, coating, or other suitable processes. The thickness T1 of the first base material layer 12A is, for example, 25 microns to 200 microns.

收縮層14位於第一基材層12A上。在本實施例中,保護膠帶10在高溫(例如180℃)具有高熱膨脹係數(例如大於或等於100μm/m℃且小於400μm/m℃)。舉例來說,收縮層14在180℃的熱膨脹係數為100μm/m℃至150μm/m℃、150μm/m℃至200μm/m℃、200μm/m℃至250μm/m℃、250μm/m℃至300μm/m℃、300μm/m℃至350μm/m℃或350μm/m℃以上。在一些實施例中,收縮層14在180℃的熱膨脹係數大於第一基材層12A在180℃的熱膨脹係數。在一些實施例中,收縮層14在30℃的彎曲模數為1.45MPa,且在180℃的彎曲模數為0.19MPa。 The shrink layer 14 is located on the first base material layer 12A. In this embodiment, the protective tape 10 has a high thermal expansion coefficient (eg, greater than or equal to 100 μm/m°C and less than 400 μm/m°C) at high temperature (eg, 180°C). For example, the thermal expansion coefficient of the shrink layer 14 at 180°C is 100 μm/m°C to 150 μm/m°C, 150 μm/m°C to 200 μm/m°C, 200 μm/m°C to 250 μm/m°C, and 250 μm/m°C to 300 μm /m℃, 300μm/m℃ to 350μm/m℃ or above 350μm/m℃. In some embodiments, the thermal expansion coefficient of the shrink layer 14 at 180°C is greater than the thermal expansion coefficient of the first substrate layer 12A at 180°C. In some embodiments, the shrink layer 14 has a flexural modulus at 30°C of 1.45 MPa and a flexural modulus at 180°C of 0.19 MPa.

在一些實施例中,第一基材層12A的柔韌性大於收縮層 14的柔韌性。換句話說,第一基材層12A選用相對柔韌的材料,而收縮層14選用相對剛硬的材料。在一些實施例中,收縮層14在攝氏23度的硬度大於肖氏硬度30A,例如肖氏硬度30A至50A、50A至75A或75A至100A,藉此可以抑制基底在沉積重新佈線結構後出現翹曲的問題。 In some embodiments, the first substrate layer 12A is more flexible than the shrink layer 14% flexibility. In other words, the first base material layer 12A is made of a relatively flexible material, while the shrinkage layer 14 is made of a relatively rigid material. In some embodiments, the hardness of the shrinkage layer 14 at 23 degrees Celsius is greater than Shore hardness 30A, such as Shore hardness 30A to 50A, 50A to 75A, or 75A to 100A, thereby preventing the substrate from warping after depositing the rewiring structure. Qu problem.

在一些實施例中,收縮層14的材料包括壓克力樹脂、聚氨酯樹脂、環氧樹脂、聚矽氧烷樹脂、上述材料的組合或其他合適的高分子材料。 In some embodiments, the material of the shrink layer 14 includes acrylic resin, polyurethane resin, epoxy resin, polysiloxane resin, a combination of the above materials or other suitable polymer materials.

收縮層14的厚度T2例如為25微米至500微米。在一些實施例中,收縮層14藉由塗佈、印刷、熱熔擠壓或其他合適的製程而直接形成於第一基材層12A上。 The thickness T2 of the shrink layer 14 is, for example, 25 microns to 500 microns. In some embodiments, the shrink layer 14 is directly formed on the first substrate layer 12A by coating, printing, hot melt extrusion, or other suitable processes.

在一些實施例中,以原料組成收縮層14,原料包括寡聚物、單體以及起始劑。 In some embodiments, the shrink layer 14 is composed of raw materials, including oligomers, monomers, and initiators.

組成收縮層14之原料中的寡聚物構成收縮層14的主體,且所述寡聚物決定了固化後之收縮層14的主要性能。在一些實施例中,在收縮層14的原料中,所述寡聚物的重量比大於或等於40wt%,例如40wt%至80wt%。在一些實施例中,所述寡聚物包括環氧丙烯酸酯、聚酯丙烯酸酯、聚氨酯丙烯酸酯、聚醚丙烯酸酯或其組合。表1比較了不同的寡聚物所組成之收縮層14的特性。 The oligomers in the raw materials that make up the shrink layer 14 constitute the main body of the shrink layer 14, and the oligomers determine the main properties of the cured shrink layer 14. In some embodiments, the weight ratio of the oligomer in the raw material of the shrink layer 14 is greater than or equal to 40 wt%, such as 40 to 80 wt%. In some embodiments, the oligomers include epoxy acrylates, polyester acrylates, urethane acrylates, polyether acrylates, or combinations thereof. Table 1 compares the properties of shrink layer 14 composed of different oligomers.

表1

Figure 111117306-A0305-02-0010-1
Table 1
Figure 111117306-A0305-02-0010-1

由表1可以得知,為了獲得硬度相對較硬的收縮層14,寡聚物優選為環氧丙烯酸酯及/或聚酯丙烯酸酯。舉例來說,寡聚物選用一種或一種以上的環氧丙烯酸酯或聚酯丙烯酸酯,且寡聚物的重均分子量為1,000至100,000,且在收縮層14的原料中所述寡聚物的重量比大於或等於40wt%、50wt%、60wt%或70wt%。基於上述,使收縮層14具有高剛性、高抗張強度以及耐磨性等優點。 It can be seen from Table 1 that in order to obtain the shrink layer 14 with relatively hard hardness, the oligomer is preferably epoxy acrylate and/or polyester acrylate. For example, one or more epoxy acrylates or polyester acrylates are selected as the oligomers, and the weight average molecular weight of the oligomers is 1,000 to 100,000, and the oligomers in the raw materials of the shrink layer 14 are The weight ratio is greater than or equal to 40wt%, 50wt%, 60wt% or 70wt%. Based on the above, the shrink layer 14 has the advantages of high rigidity, high tensile strength and wear resistance.

需注意的是,表1提供了不同的寡聚物對收縮層14的特性的影響,但其並非用於限制本申請。實際上,收縮層14的特性還可能會因為其他因素而出現變化。 It should be noted that Table 1 provides the effects of different oligomers on the properties of the shrink layer 14, but it is not intended to limit this application. In fact, the properties of the shrink layer 14 may also change due to other factors.

組成收縮層14之原料中的單體適用於調整黏度,且會參與聚合反應。原料中之單體的多寡也會影響固化後之收縮層14的性能。在一些實施例中,在收縮層14的原料中,所述單體的重量比為20wt%至50wt%。在一些實施例中,單體包括單官能基單體、 雙官能基單體、多官能基單體或其組合。 The monomers in the raw materials that make up the shrink layer 14 are suitable for adjusting the viscosity and will participate in the polymerization reaction. The amount of monomer in the raw material will also affect the performance of the shrink layer 14 after curing. In some embodiments, the weight ratio of the monomer in the raw material of the shrink layer 14 is 20 wt% to 50 wt%. In some embodiments, monomers include monofunctional monomers, Difunctional monomers, multifunctional monomers or combinations thereof.

在一些實施例中,所述單官能基單體例如為丙烯酸十酯(Isodecyl acrylate,IDA)或丙烯酸四氫呋喃甲酯(Tetrahydrofurfuryl acrylate,THFA),其中丙烯酸十酯與丙烯酸四氫呋喃甲酯的化學結構分別如下化學式1以及化學式2所示。 In some embodiments, the monofunctional monomer is, for example, Isodecyl acrylate (IDA) or Tetrahydrofuryl acrylate (THFA), wherein the chemical structures of Isodecyl acrylate and Tetrahydrofuryl acrylate are as follows respectively It is shown in Chemical Formula 1 and Chemical Formula 2.

Figure 111117306-A0305-02-0011-2
Figure 111117306-A0305-02-0011-2

Figure 111117306-A0305-02-0011-3
Figure 111117306-A0305-02-0011-3

在一些實施例中,所述雙官能基單體例如為己二醇二丙烯酸酯(Hexanediol diacrylate,HDDA),其中己二醇二丙烯酸酯的化學結構如下化學式3。 In some embodiments, the bifunctional monomer is, for example, hexanediol diacrylate (HDDA), wherein the chemical structure of hexanediol diacrylate is as follows Chemical Formula 3.

Figure 111117306-A0305-02-0011-4
Figure 111117306-A0305-02-0011-4

在一些實施例中,所述多官能基單體例如為三羥甲基丙烷三丙烯酸酯(Trimethylolpropane Triacrylate,TMPTA)或二季戊四醇六丙烯酸酯(Dipentaerythritol Hexaacrylate,DPHA),其中 三羥甲基丙烷三丙烯酸酯以及二季戊四醇六丙烯酸酯的化學結構分別如下化學式4以及化學式5。 In some embodiments, the multifunctional monomer is, for example, trimethylolpropane triacrylate (TMPTA) or dipentaerythritol hexaacrylate (DPHA), wherein The chemical structures of trimethylolpropane triacrylate and dipentaerythritol hexaacrylate are as follows Chemical Formula 4 and Chemical Formula 5 respectively.

Figure 111117306-A0305-02-0012-5
Figure 111117306-A0305-02-0012-5

Figure 111117306-A0305-02-0012-6
Figure 111117306-A0305-02-0012-6

表2比較了單體之官能基數量增加對所組成之收縮層14的特性之影響以及單體之鏈長增加對所組成之收縮層14的特性之影響。 Table 2 compares the effect of increasing the number of functional groups of the monomer on the properties of the formed shrink layer 14 and the effect of increasing the chain length of the monomer on the properties of the formed shrink layer 14 .

Figure 111117306-A0305-02-0012-7
Figure 111117306-A0305-02-0012-7
Figure 111117306-A0305-02-0013-8
Figure 111117306-A0305-02-0013-8

由表2可以得知,為了獲得硬度相對較硬的收縮層14,單體優選為雙官能基及/或多官能基單體。舉例來說,單體選用一種或一種以上的雙官能基單體搭配多官能基單體,且在收縮層14的原料中,所述單體的重量比大於20wt%、大於30wt%或大於40wt%,藉此進行配方的調控,並提升對底材的潤濕性。此外,在固化(例如紫外光固化)之後,結構的架橋密度得以被提升,並能賦予材料剛性,使固化後之收縮層14的硬度提升。 It can be seen from Table 2 that in order to obtain the shrinkage layer 14 with relatively hard hardness, the monomer is preferably a bifunctional and/or multifunctional monomer. For example, one or more difunctional monomers are selected together with multifunctional monomers, and in the raw materials of the shrink layer 14, the weight ratio of the monomers is greater than 20wt%, greater than 30wt%, or greater than 40wt %, thereby controlling the formula and improving the wettability of the substrate. In addition, after curing (such as UV curing), the bridging density of the structure can be increased, and rigidity can be imparted to the material, so that the hardness of the shrinkage layer 14 after curing is increased.

需注意的是,表2提供了調整單體對收縮層14的特性的影響,但其並非用於限制本申請。實際上,收縮層14的特性還可能會因為其他因素而出現變化。 It should be noted that Table 2 provides the effects of adjusting monomers on the properties of the shrink layer 14, but it is not used to limit this application. In fact, the properties of the shrink layer 14 may also change due to other factors.

組成收縮層14之原料中的起始劑適用於引發聚合與架橋反應。舉例來說,以一種或一種以上的起始劑使單體與寡聚物產生聚合與架橋反應。在一些實施例中,起始劑包括自由基型起始劑或陽離子型起始劑。在一些實施例中,在收縮層14的原料中,所述起始劑的重量比小於或等於10wt%,例如小於或等於9wt%、8wt%、7wt%、6wt%、5wt%、4wt%、3wt%、2wt%或1wt%。在一些實施例中,所述起始劑為光起始劑,且其適用於吸收紫外光而引發聚合反應,但本發明不以此為限。在其他實施例中,收縮層14可以為熱固型材料。 The initiator in the raw materials that make up the shrink layer 14 is suitable for initiating polymerization and bridging reactions. For example, one or more initiators are used to cause polymerization and bridging reactions of monomers and oligomers. In some embodiments, the initiator includes a free radical initiator or a cationic initiator. In some embodiments, in the raw materials of the shrink layer 14, the weight ratio of the starter is less than or equal to 10wt%, such as less than or equal to 9wt%, 8wt%, 7wt%, 6wt%, 5wt%, 4wt%, 3wt%, 2wt% or 1wt%. In some embodiments, the initiator is a photoinitiator, and it is suitable for absorbing ultraviolet light to initiate polymerization reaction, but the present invention is not limited thereto. In other embodiments, shrink layer 14 may be a thermoset material.

在一些實施例中,聚酯丙烯酸酯樹脂使用自由基型光起 始劑,例如1-羥基環己基苯基甲酮(1-hydroxycyclohexyl phenyl ketone),其化學結構如下化學式6。 In some embodiments, the polyester acrylate resin uses a free radical photoinitiator The starting agent, such as 1-hydroxycyclohexyl phenyl ketone, has the following chemical structure: Chemical Formula 6.

Figure 111117306-A0305-02-0014-9
Figure 111117306-A0305-02-0014-9

在一些實施例中,環氧丙烯酸酯樹脂使用陽離子型光起始劑,例如二苯基(4-苯硫基)苯基锍六氟銻酸鹽(Diphenyl(4-phenylthio)phenyl sulfonium hexafluoroantimonate)及/或(硫代二-4,1-亞苯基)雙(二苯鋶)二六氟亞胺酸鹽((Thiodi-4,1-phenylene)bis(diphenylsulfonium)dihexafluoroatimonate),其化學結構分別如下化學式7與化學式8。 In some embodiments, the epoxy acrylate resin uses a cationic photoinitiator, such as diphenyl(4-phenylthio)phenyl sulfonium hexafluoroantimonate and /or (Thiodi-4,1-phenylene)bis(diphenylsulfonium)dihexafluoroatimonate), whose chemical structures are as follows: Chemical formula 7 and chemical formula 8.

Figure 111117306-A0305-02-0014-10
Figure 111117306-A0305-02-0014-10

Figure 111117306-A0305-02-0014-11
Figure 111117306-A0305-02-0014-11

在一些實施例中,組成收縮層14之原料還包括添加劑。添加劑例如為表面活性劑、穩定劑、染料、溶劑或其他材料。在 一些實施例中,在收縮層14的原料中,所述添加劑的重量比為0wt%至10wt%,例如9wt%、8wt%、7wt%、6wt%、5wt%、4wt%、3wt%、2wt%或1wt%。 In some embodiments, the raw materials making up the shrink layer 14 also include additives. Additives are, for example, surfactants, stabilizers, dyes, solvents or other materials. exist In some embodiments, in the raw materials of the shrink layer 14, the weight ratio of the additive is 0wt% to 10wt%, such as 9wt%, 8wt%, 7wt%, 6wt%, 5wt%, 4wt%, 3wt%, 2wt% or 1wt%.

在一個實施例中,收縮層14的原料包括寡聚物、單體、光起始劑以及添加劑,其中寡聚物的重量比大於50wt%,單體的重量比為20wt%至40wt%,光起始劑的重量比小於10wt%,且添加劑的重量比小於5wt%。在前述實施例中,寡聚物包括雙酚A環氧二丙烯酸酯(Bisphenol A Epoxy Diacrylate)以及聚酯二丙烯酸酯(Polyester diacrylate),單體包括丙烯酸四氫呋喃甲酯(Tetrahydrofurfuryl acrylate,THFA)以及己二醇二丙烯酸酯(Hexanediol diacrylate,HDDA),光起始劑包括1-羥基環己基苯基甲酮(1-hydroxycyclohexyl phenyl ketone)以及苯基雙(2,4,6-三甲基苯甲酰基)氧化膦(phenyl bis(2,4,6-trimethylbenzoyl)-phosphine oxide),且添加劑為γ-巰丙基三甲氧基矽烷(γ-Mercaptopropyltrimethoxysilane)。 In one embodiment, the raw materials of the shrink layer 14 include oligomers, monomers, photoinitiators and additives, wherein the weight ratio of oligomers is greater than 50wt%, the weight ratio of monomers is 20wt% to 40wt%, and the weight ratio of light The weight ratio of the starter is less than 10wt%, and the weight ratio of the additive is less than 5wt%. In the foregoing embodiments, the oligomers include Bisphenol A Epoxy Diacrylate (Bisphenol A Epoxy Diacrylate) and Polyester diacrylate (Polyester diacrylate), and the monomers include Tetrahydrofurfuryl acrylate (THFA) and hexane Hexanediol diacrylate (HDDA), photoinitiator includes 1-hydroxycyclohexyl phenyl ketone and phenyl bis(2,4,6-trimethylbenzoyl) ) phosphine oxide (phenyl bis(2,4,6-trimethylbenzoyl)-phosphine oxide), and the additive is γ-mercaptopropyltrimethoxysilane.

黏著層16位於收縮層14上。在一些實施例中,黏著層16的黏著性大於收縮層14的黏著性。黏著層16例如為感壓膠。在一些實施例中,黏著層16的材料包括壓克力樹脂、聚氨酯樹脂、聚矽氧烷樹脂、上述材料的組合或其他合適的高分子材料。 The adhesive layer 16 is located on the shrink layer 14 . In some embodiments, the adhesiveness of adhesive layer 16 is greater than the adhesiveness of shrink layer 14 . The adhesive layer 16 is, for example, pressure-sensitive adhesive. In some embodiments, the material of the adhesive layer 16 includes acrylic resin, polyurethane resin, polysiloxane resin, a combination of the above materials, or other suitable polymer materials.

在一些實施例中,黏著層16包括光敏材料,且黏著層16在照光(例如紫外光)後會減少黏著力,使保護膠帶10可以透過照光解膠。在一些實施例中,黏著層16包括熱固型材料,且黏著 層16加熱後會減少黏著力,使保護膠帶10可以透過加熱解膠。在一些實施例中,黏著層16包括冷解材料,且黏著層16降溫至玻璃轉移溫度以下會減少黏著力,使保護膠帶10可以透過製冷解膠。 In some embodiments, the adhesive layer 16 includes a photosensitive material, and the adhesive layer 16 will reduce the adhesive force after being illuminated by light (such as ultraviolet light), so that the protective tape 10 can be deglued through the light. In some embodiments, the adhesive layer 16 includes a thermoset material, and the adhesive layer 16 When the layer 16 is heated, the adhesive force will be reduced, so that the protective tape 10 can be deglued through heating. In some embodiments, the adhesive layer 16 includes a pyrolyzable material, and cooling the adhesive layer 16 below the glass transition temperature will reduce the adhesive force, allowing the protective tape 10 to pass through the pyrolysis material.

黏著層16的厚度T3例如為5微米至100微米。在一些實施例中,黏著層16藉由塗佈、印刷或其他合適的製程而直接形成於收縮層14上。 The thickness T3 of the adhesive layer 16 is, for example, 5 microns to 100 microns. In some embodiments, the adhesive layer 16 is formed directly on the shrink layer 14 by coating, printing, or other suitable processes.

黏著層16適用於使保護膠帶10與被貼物(例如基底)黏合。黏著層16與其他材料黏合的方式包括物理吸附(Adsorption)、擴散、靜電吸附、機械性交互鎖扣(Mechanical interlocking)以及化學鍵結。物理吸附例如藉由包括凡德瓦爾力或氫鍵吸附。擴散例如是在溫度高於黏著層16之玻璃轉移溫度時,黏著層16與被貼物之界面產生之互相擴散的現象。機械性交互鎖扣例如是於被貼物表面進行物理處理或化學處理,以使被貼物的表面粗糙化,使黏著層16得以卡合於被貼物的粗糙表面。 The adhesive layer 16 is suitable for adhering the protective tape 10 to the object to be adhered (such as a substrate). The adhesive layer 16 is bonded to other materials by physical adsorption, diffusion, electrostatic adsorption, mechanical interlocking, and chemical bonding. Physical adsorption may include, for example, van der Waals forces or hydrogen bonding adsorption. Diffusion is, for example, a mutual diffusion phenomenon occurring at the interface between the adhesive layer 16 and the adhered object when the temperature is higher than the glass transition temperature of the adhesive layer 16 . Mechanical interlocking involves, for example, physical treatment or chemical treatment on the surface of the object to be attached, so as to roughen the surface of the object to be attached, so that the adhesive layer 16 can engage with the rough surface of the object to be attached.

為了使黏著層16能較佳的與被貼物黏合,黏著層16的剛性不能太高,使黏著層16得以填入被貼物的表面上的所有細縫,以提升黏著層16與被貼物的表面之間的接觸面積。 In order to make the adhesive layer 16 better adhere to the object to be adhered, the rigidity of the adhesive layer 16 should not be too high, so that the adhesive layer 16 can fill in all the small gaps on the surface of the object to be adhered, so as to improve the bonding between the adhesive layer 16 and the object to be adhered. The contact area between surfaces of an object.

在本實施例中,收縮層14的架橋密度大於黏著層16的架橋密度,收縮層14的重均分子量大於黏著層16的重均分子量,收縮層14的玻璃轉移溫度大於黏著層16的玻璃轉移溫度。 In this embodiment, the bridging density of the shrink layer 14 is greater than the bridging density of the adhesive layer 16 , the weight average molecular weight of the shrink layer 14 is greater than the weight average molecular weight of the adhesive layer 16 , and the glass transition temperature of the shrink layer 14 is greater than the glass transition of the adhesive layer 16 temperature.

在一些實施例中,收縮層14的重均分子量為400,000至 800,000g/mol,且黏著層16的重均分子量為10,000至1,200,000g/mol。在一些實施例中,收縮層14的玻璃轉移溫度大於20℃,且黏著層16的玻璃轉移溫度小於20℃。舉例來說,當使用可以透過照光解膠或加熱解膠的保護膠帶10時,黏著層16的玻璃轉移溫度小於-20℃,例如-20℃至-60℃,當使用可以製冷解膠的保護膠帶10時,黏著層16的玻璃轉移溫度小於20℃,例如-10℃至10℃。 In some embodiments, shrink layer 14 has a weight average molecular weight of from 400,000 to 800,000g/mol, and the weight average molecular weight of the adhesive layer 16 is 10,000 to 1,200,000g/mol. In some embodiments, the shrink layer 14 has a glass transition temperature greater than 20°C, and the adhesive layer 16 has a glass transition temperature less than 20°C. For example, when using a protective tape 10 that can be deglued by illumination or heating, the glass transition temperature of the adhesive layer 16 is less than -20°C, such as -20°C to -60°C. When the adhesive tape 10 is used, the glass transition temperature of the adhesive layer 16 is less than 20°C, for example -10°C to 10°C.

離型層20可以為任何一種離型材料。舉例來說,離型層20為聚對苯二甲酸乙二酯(Polyethylene terephthalate,PET)、聚烯烴(polyolefins,PO)或離型紙。離型層20的厚度例如為25微米至175微米。 The release layer 20 can be any release material. For example, the release layer 20 is made of polyethylene terephthalate (PET), polyolefins (PO) or release paper. The thickness of the release layer 20 is, for example, 25 microns to 175 microns.

圖2是依照本發明的一實施例的一種保護膠帶的剖面示意圖。在此必須說明的是,圖2的實施例沿用圖1的實施例的元件標號與部分內容,其中採用相同或近似的標號來表示相同或近似的元件,並且省略了相同技術內容的說明。關於省略部分的說明可參考前述實施例,在此不贅述。 Figure 2 is a schematic cross-sectional view of a protective tape according to an embodiment of the present invention. It must be noted here that the embodiment of FIG. 2 follows the component numbers and part of the content of the embodiment of FIG. 1 , where the same or similar numbers are used to represent the same or similar elements, and the description of the same technical content is omitted. For descriptions of omitted parts, reference may be made to the foregoing embodiments and will not be described again here.

圖2的保護膠帶10a與圖1的保護膠帶10的主要差異在於:保護膠帶10a更包括第二基材層12B。 The main difference between the protective tape 10a of FIG. 2 and the protective tape 10 of FIG. 1 is that the protective tape 10a further includes a second base material layer 12B.

請參考圖2,保護膠帶10a包括第一基材層12A、第二基材層12B、黏著層16以及收縮層14。收縮層14位於第一基材層12A與第二基材層12B之間,且第二基材層12B位於收縮層14與黏著層16之間。在一些實施例中,第二基材層12B在30℃的 彎曲模數為1.4GPa,且在180℃的彎曲模數為0.18GPa。 Please refer to FIG. 2 , the protective tape 10 a includes a first base material layer 12A, a second base material layer 12B, an adhesive layer 16 and a shrink layer 14 . The shrink layer 14 is located between the first base material layer 12A and the second base material layer 12B, and the second base material layer 12B is located between the shrink layer 14 and the adhesive layer 16 . In some embodiments, the second substrate layer 12B is The flexural modulus is 1.4GPa, and the flexural modulus at 180°C is 0.18GPa.

在一些實施例中,第一基材層12A與第二基材層12B的材料包括聚對苯二甲酸乙二酯、聚氨酯、聚醚碸、聚萘二甲酸乙二醇酯、聚醯亞胺、聚醚醯亞胺、聚醚醚酮、上述材料的組合或其他合適的材料。在第二基材層12B為聚氨酯的實施例中,第二基材層12B可以選用熱塑性聚氨酯,但本發明不以此為限。在第二基材層12B為聚醯亞胺的實施例中,第二基材層12B可以選用透明聚醯亞胺。在一些實施例中,第一基材層12A與第二基材層12B例如為可以捲曲的材料層,且第一基材層12A與第二基材層12B的製造方式例如包括抽出成型、塗佈或其他合適的製程。第一基材層12A的厚度T1與第二基材層12B的厚度T4例如為25微米至200微米。 In some embodiments, the materials of the first substrate layer 12A and the second substrate layer 12B include polyethylene terephthalate, polyurethane, polyether ester, polyethylene naphthalate, and polyimide. , polyetherimide, polyetheretherketone, combinations of the above materials or other suitable materials. In the embodiment where the second base material layer 12B is polyurethane, the second base material layer 12B may be thermoplastic polyurethane, but the present invention is not limited thereto. In the embodiment where the second base material layer 12B is polyimide, the second base material layer 12B may be made of transparent polyimide. In some embodiments, the first base material layer 12A and the second base material layer 12B are, for example, rollable material layers, and the manufacturing methods of the first base material layer 12A and the second base material layer 12B include, for example, extrusion molding, coating. cloth or other suitable process. The thickness T1 of the first base material layer 12A and the thickness T4 of the second base material layer 12B are, for example, 25 microns to 200 microns.

第一基材層12A與第二基材層12B可以包括相同或不同的材料。在一些實施例中,第二基材層12B在180℃的熱膨脹係數大於第一基材層12A在180℃的熱膨脹係數。 The first base material layer 12A and the second base material layer 12B may include the same or different materials. In some embodiments, the thermal expansion coefficient of the second substrate layer 12B at 180°C is greater than the thermal expansion coefficient of the first substrate layer 12A at 180°C.

在一些實施例中,收縮層14在180℃的熱膨脹係數大於第一基材層12A在180℃的熱膨脹係數與第二基材層12B在180℃的熱膨脹係數。 In some embodiments, the thermal expansion coefficient of the shrink layer 14 at 180°C is greater than the thermal expansion coefficient of the first substrate layer 12A at 180°C and the thermal expansion coefficient of the second substrate layer 12B at 180°C.

表3顯示了改變第一基材層12A的厚度T1、收縮層14的厚度T2以及第二基材層12B的厚度T4對保護膠帶10a的翹曲程度所產生的影響。需注意的是,表3顯示的是保護膠帶10a未貼附於其他裝置時,熱處理過後所出現的翹曲程度。在實施例1 至實施例9中,第一基材層12A的材料為聚對苯二甲酸乙二酯,收縮層14的材料為壓克力樹脂,且第二基材層12B的材料為聚對苯二甲酸乙二酯。 Table 3 shows the effect of changing the thickness T1 of the first base material layer 12A, the thickness T2 of the shrink layer 14 and the thickness T4 of the second base material layer 12B on the degree of warpage of the protective tape 10a. It should be noted that Table 3 shows the degree of warpage after heat treatment when the protective tape 10a is not attached to other devices. In Example 1 In Embodiment 9, the material of the first base material layer 12A is polyethylene terephthalate, the material of the shrink layer 14 is acrylic resin, and the material of the second base material layer 12B is polyethylene terephthalate. Ethylene glycol.

Figure 111117306-A0305-02-0019-12
Figure 111117306-A0305-02-0019-12
Figure 111117306-A0305-02-0020-14
Figure 111117306-A0305-02-0020-14

在表3的實施例1至實施例4中,收縮層14的厚度越薄保護膠帶10a在150℃的熱處理過後有變得更彎曲的傾向。另外,在實施例1至實施例4中,由於第二基材層12B的熱膨脹係數大於第一基材層12A的熱膨脹係數,保護膠帶10a容易往第二基材層12B的方向翹曲。 In Examples 1 to 4 of Table 3, the protective tape 10a tends to become more curved after the heat treatment at 150° C. as the thickness of the shrink layer 14 becomes smaller. In addition, in Embodiments 1 to 4, since the thermal expansion coefficient of the second base material layer 12B is greater than the thermal expansion coefficient of the first base material layer 12A, the protective tape 10a is easily warped toward the direction of the second base material layer 12B.

另外,由表3的實施例5至實施例8可以得知,當第一基材層12A與第二基材層12B厚度與材料一致時,收縮層14的厚度對保護膠帶10a在200℃的熱處理過後的翹曲程度沒有太大的影響。此外,在實施例5至實施例8中,保護膠帶10a是往隨機的方向翹曲。 In addition, it can be known from Examples 5 to 8 of Table 3 that when the thickness of the first base material layer 12A and the second base material layer 12B is consistent with the material, the thickness of the shrink layer 14 has a significant impact on the temperature of the protective tape 10a at 200°C. The degree of warpage after heat treatment does not have much impact. In addition, in Examples 5 to 8, the protective tape 10a is warped in random directions.

另外,在表3的實施例9中,在150℃熱處理之後,第一基材層12A雖然熱膨脹係數較低,但材料的彎曲模數較大,導致保護膠帶10a容易往第一基材層12A的方向翹曲。在200℃熱處理之後,由於第一基材層12A的彎曲模數變小,導致整體內應力下降,使保護膠帶10a朝向熱膨脹係數較大的第二基材層12B的方向翹曲。換句話說,在實施例9中,保護膠帶10a在150℃熱處理之後的翹曲方向不同於保護膠帶10a在200℃熱處理之後的翹曲方向。 In addition, in Example 9 in Table 3, after heat treatment at 150°C, although the thermal expansion coefficient of the first base material layer 12A is low, the flexural modulus of the material is large, causing the protective tape 10a to easily move toward the first base material layer 12A. direction of warping. After the heat treatment at 200°C, since the bending modulus of the first base material layer 12A becomes smaller, the overall internal stress decreases, causing the protective tape 10a to warp toward the second base material layer 12B with a larger thermal expansion coefficient. In other words, in Example 9, the warping direction of the protective tape 10a after the heat treatment at 150°C is different from the warping direction of the protective tape 10a after the heat treatment at 200°C.

表4提供了收縮層以及一些第二基材層的在MD方向(抽膜方向)的熱膨脹係數與玻璃轉移溫度(Tg)。 Table 4 provides the thermal expansion coefficient and glass transition temperature (Tg) of the shrink layer and some second substrate layers in the MD direction (film drawing direction).

Figure 111117306-A0305-02-0021-15
Figure 111117306-A0305-02-0021-15

表5提供了第一基材層、收縮層以及一些第二基材層的在TD方向(垂直於抽膜方向)的熱膨脹係數與玻璃轉移溫度(Tg)。 Table 5 provides the thermal expansion coefficient and glass transition temperature (Tg) of the first substrate layer, the shrink layer and some second substrate layers in the TD direction (perpendicular to the film drawing direction).

Figure 111117306-A0305-02-0021-16
Figure 111117306-A0305-02-0021-16
Figure 111117306-A0305-02-0022-17
Figure 111117306-A0305-02-0022-17

在表4與表5中,收縮層的材料為壓克力樹脂,且第二基材層的材料為聚對苯二甲酸乙二酯。另外,在表5中,第一基材層的材料為高耐熱性、熱穩定性的聚醯亞胺。 In Table 4 and Table 5, the material of the shrink layer is acrylic resin, and the material of the second base material layer is polyethylene terephthalate. In addition, in Table 5, the material of the first base material layer is polyimide with high heat resistance and thermal stability.

圖3A至圖3I是依照本發明的一實施例的一種半導體裝置的製造方法的剖面示意圖。在此必須說明的是,圖3A至圖3I的實施例沿用圖2的實施例的元件標號與部分內容,其中採用相同或近似的標號來表示相同或近似的元件,並且省略了相同技術內容的說明。關於省略部分的說明可參考前述實施例,在此不贅述。 3A to 3I are schematic cross-sectional views of a method for manufacturing a semiconductor device according to an embodiment of the present invention. It must be noted here that the embodiments of FIGS. 3A to 3I follow the component numbers and part of the content of the embodiment of FIG. 2 , where the same or similar numbers are used to represent the same or similar elements, and references with the same technical content are omitted. instruction. For descriptions of omitted parts, reference may be made to the foregoing embodiments and will not be described again here.

請參考圖3A,提供基底100。基底100例如為承載基板,其材料包括玻璃、半導體、金屬或其他合適的材料。基底100包括第一面100a以及相對於第一面100a的第二面100b。在一些實施例中,基底100的厚度為700微米至1100微米。 Referring to Figure 3A, a substrate 100 is provided. The substrate 100 is, for example, a carrier substrate whose material includes glass, semiconductor, metal or other suitable materials. The substrate 100 includes a first side 100a and a second side 100b opposite to the first side 100a. In some embodiments, substrate 100 has a thickness of 700 microns to 1100 microns.

將保護膠帶10a貼於基底100的第一面100a。在本實施例中,保護膠帶10a在室溫(例如23℃)的硬度大於肖氏硬度30A, 因此,有助於減少基底100的翹曲問題。 The protective tape 10a is attached to the first side 100a of the base 100. In this embodiment, the hardness of the protective tape 10a at room temperature (for example, 23°C) is greater than Shore hardness 30A. Therefore, it helps to reduce the warping problem of the substrate 100.

在一些實施例中,保護膠帶10a的面積大於基底100的第一面100a的面積。在將比基底100大的保護膠帶10a貼於基底100的第一面100a之後,藉由切割製程使保護膠帶10a與基底100沿著切割線CL修齊對準。因此,在將保護膠帶10a貼於基底100的時候(如圖3B所示的步驟)不需要很精確的對保護膠帶10a與基底100進行對位。 In some embodiments, the area of protective tape 10a is greater than the area of first side 100a of substrate 100. After the protective tape 10a, which is larger than the substrate 100, is attached to the first surface 100a of the substrate 100, the protective tape 10a and the substrate 100 are aligned along the cutting line CL through a cutting process. Therefore, when attaching the protective tape 10a to the substrate 100 (the step shown in FIG. 3B), there is no need to accurately align the protective tape 10a and the substrate 100.

另外,需注意的是,雖然本實施例以圖2的保護膠帶10a為例,但本發明不以此為限。在其他實施例中,將圖1的保護膠帶10貼於基底100的第一面100a。 In addition, it should be noted that although this embodiment takes the protective tape 10a of FIG. 2 as an example, the present invention is not limited thereto. In other embodiments, the protective tape 10 of FIG. 1 is affixed to the first surface 100a of the substrate 100.

請參考圖3B,將保護膠帶10a置於吸盤CK上。在一些實施例中,吸盤CK藉由靜電力、真空力或其他方式吸附保護膠帶10a的第一基材層12A。 Please refer to Figure 3B and place the protective tape 10a on the suction cup CK. In some embodiments, the suction cup CK absorbs the first base material layer 12A of the protective tape 10a through electrostatic force, vacuum force or other means.

於基底100的第二面100b形成離型層102。離型層102整面地形成於第二面100b上。離型層102例如包括有機材料。形成離型層102的方法包括塗佈、刮刀或其他合適的製程。 A release layer 102 is formed on the second surface 100b of the substrate 100. The release layer 102 is formed entirely on the second surface 100b. The release layer 102 includes, for example, organic materials. The method of forming the release layer 102 includes coating, doctoring, or other suitable processes.

請參考圖3C,沉積至少一第一導電層120以及至少一第一絕緣層130於基底100的第二面100b上。在本實施例中,沉積多層第一導電層120以及多層第一絕緣層130於基底100的第二面100b上。在本實施例中,第一導電層120以及第一絕緣層130沉積於離型層102上。在一些實施例中,第一導電層120中最靠近基底100的一層為球下金屬層(Under bump metallurgy,UBM)。 Referring to FIG. 3C , at least a first conductive layer 120 and at least a first insulating layer 130 are deposited on the second surface 100b of the substrate 100 . In this embodiment, multiple layers of first conductive layers 120 and multiple layers of first insulating layers 130 are deposited on the second surface 100b of the substrate 100 . In this embodiment, the first conductive layer 120 and the first insulating layer 130 are deposited on the release layer 102 . In some embodiments, the layer of the first conductive layer 120 closest to the substrate 100 is an under-bump metallurgy (UBM) layer.

在一些實施例中,沉積第一導電層120的方法例如包括物理氣相沉積、化學氣相沉積、電鍍、濺鍍或其他合適的沉積製程,且沉積第一絕緣層130的方法例如包括物理氣相沉積、化學氣相沉積、旋轉塗佈或其他合適的沉積製程。在一些實施例中,透過微影製程以及蝕刻製程以定義出第一導電層120的形狀以及第一絕緣層130的形狀。 In some embodiments, the method of depositing the first conductive layer 120 includes, for example, physical vapor deposition, chemical vapor deposition, electroplating, sputtering or other suitable deposition processes, and the method of depositing the first insulating layer 130 includes, for example, physical vapor deposition. Phase deposition, chemical vapor deposition, spin coating or other suitable deposition process. In some embodiments, the shape of the first conductive layer 120 and the shape of the first insulating layer 130 are defined through a lithography process and an etching process.

在一些實施例中,形成第一導電層120以及第一絕緣層130的製程包括高溫製程(例如溫度高於180℃的製程)。由於第一導電層120及/或第一絕緣層130的熱膨脹係數高於基底100的熱膨脹係數,當基底100從高溫降至室溫時,基底100的第二面100b可能會因為第一導電層120及/或第一絕緣層130收縮而出現使基底100傾向於朝上翹曲的收縮力F。 In some embodiments, the process of forming the first conductive layer 120 and the first insulating layer 130 includes a high-temperature process (for example, a process with a temperature higher than 180° C.). Since the thermal expansion coefficient of the first conductive layer 120 and/or the first insulating layer 130 is higher than the thermal expansion coefficient of the substrate 100, when the substrate 100 drops from high temperature to room temperature, the second surface 100b of the substrate 100 may be affected by the first conductive layer. 120 and/or the first insulating layer 130 shrinks to produce a shrinkage force F that causes the substrate 100 to tend to warp upward.

在一些實施例中,由於保護膠帶10a的熱膨脹係數高於第一導電層120以及第一絕緣層130的熱膨脹係數,因此,保護膠帶10a收縮所產生的收縮力F’可以避免收縮力F造成基底100朝上翹曲,甚至使基底100傾向於朝下翹曲。由於吸盤CK對基底100施加向下的力量以吸附基底100,因此,朝下翹曲的基底100會比朝上翹曲的基底100更容易被吸盤CK所吸附。在一些實施例中,保護膠帶10a的收縮層14在180℃的熱膨脹係數大於第一導電層120以及第一絕緣層130在180℃的熱膨脹係數。在一些實施例中,除了收縮層14之外,保護膠帶10a的第一基材層12A以及第二基材層12B在180℃的熱膨脹係數也大於第一導電層120以 及第一絕緣層130在180℃的熱膨脹係數,藉此進一步避免基底100朝上翹曲。 In some embodiments, since the thermal expansion coefficient of the protective tape 10a is higher than the thermal expansion coefficient of the first conductive layer 120 and the first insulating layer 130, the shrinkage force F' generated by the shrinkage of the protective tape 10a can prevent the shrinkage force F from causing damage to the substrate. 100 warps upward, even causing the base 100 to tend to warp downward. Since the suction cup CK exerts a downward force on the substrate 100 to adsorb the substrate 100, the substrate 100 that is warped downward is more likely to be adsorbed by the suction cup CK than the substrate 100 that is warped upward. In some embodiments, the thermal expansion coefficient of the shrink layer 14 of the protective tape 10a at 180°C is greater than the thermal expansion coefficients of the first conductive layer 120 and the first insulating layer 130 at 180°C. In some embodiments, in addition to the shrink layer 14 , the thermal expansion coefficients of the first base material layer 12A and the second base material layer 12B of the protective tape 10 a at 180° C. are also greater than those of the first conductive layer 120 . and the thermal expansion coefficient of the first insulating layer 130 at 180° C., thereby further preventing the substrate 100 from warping upward.

在本實施例中,形成三層第一導電層120以及兩層第一絕緣層130,其中每形成一層第一導電層120或第一絕緣層130之後,收縮力F逐漸增加。需說明的是,本實施例是以形成三層第一導電層120以及兩層第一絕緣層130為例,但本發明不以此為限。第一導電層120以及第一絕緣層130的數量可以依照實際需求而進行調整。 In this embodiment, three layers of first conductive layers 120 and two layers of first insulating layers 130 are formed. After each layer of first conductive layer 120 or first insulating layer 130 is formed, the shrinkage force F gradually increases. It should be noted that this embodiment takes the formation of three first conductive layers 120 and two first insulating layers 130 as an example, but the present invention is not limited to this. The quantities of the first conductive layer 120 and the first insulating layer 130 can be adjusted according to actual requirements.

隨著收縮力F的增加,基底100可能從傾向於朝下翹曲轉變成朝上翹曲。在收縮力F大到一定的程度之後,為了避免基底100朝上翹曲並脫離吸盤CK,將基底100以及保護膠帶10a自吸盤CK取下,並於基底100的第一面100a貼上另一保護膠帶10a’,如圖3D至圖3E所示。 As the contraction force F increases, the substrate 100 may transition from tending to warp downward to warping upward. After the shrinkage force F reaches a certain level, in order to prevent the base 100 from warping upward and breaking away from the suction cup CK, the base 100 and the protective tape 10a are removed from the suction cup CK, and another layer is attached to the first surface 100a of the base 100. Protective tape 10a', as shown in Figures 3D to 3E.

請參考圖3D,將基底100以及保護膠帶10a自吸盤CK取起之後,自基底100移除保護膠帶10a。 Please refer to FIG. 3D . After the substrate 100 and the protective tape 10 a are picked up from the suction cup CK, the protective tape 10 a is removed from the substrate 100 .

請參考圖3E,於基底100的第一面100a貼上另一保護膠帶10a’。保護膠帶10a’包括第一基材層12A’、第二基材層12B’、黏著層16’以及收縮層14’。保護膠帶10a’相較於保護膠帶10a具有更大的熱膨脹係數。在一些實施例中,保護膠帶10a’的收縮層14’在180℃的熱膨脹係數大於保護膠帶10a的收縮層14在180℃的熱膨脹係數。在一些實施例中,保護膠帶10a’的第一基材層12A’以及第二基材層12B’在180℃的熱膨脹係數大於保護膠帶10a的 第一基材層12A以及第二基材層12B在180℃的熱膨脹係數。 Referring to Figure 3E, another protective tape 10a' is affixed to the first side 100a of the substrate 100. The protective tape 10a' includes a first base material layer 12A', a second base material layer 12B', an adhesive layer 16' and a shrink layer 14'. The protective tape 10a' has a larger thermal expansion coefficient than the protective tape 10a. In some embodiments, the thermal expansion coefficient of the shrink layer 14' of the protective tape 10a' at 180°C is greater than the thermal expansion coefficient of the shrink layer 14 of the protective tape 10a at 180°C. In some embodiments, the thermal expansion coefficient of the first base material layer 12A' and the second base material layer 12B' of the protective tape 10a' at 180°C is greater than that of the protective tape 10a'. Thermal expansion coefficients of the first base material layer 12A and the second base material layer 12B at 180°C.

在一些實施例中,保護膠帶10a’原本的面積大於基底100的面積,且在將保護膠帶10a’貼於基底100之後,藉由切割製程使保護膠帶10a’與基底100修齊對準。 In some embodiments, the original area of the protective tape 10a' is larger than the area of the substrate 100, and after the protective tape 10a' is attached to the substrate 100, the protective tape 10a' and the substrate 100 are aligned through a cutting process.

在一些實施例中,藉由調整第一基材層、第二基材層以及收縮層的材料或厚度,使保護膠帶10a’相較於保護膠帶10a更容易使基底100產生收縮力F’。 In some embodiments, by adjusting the materials or thicknesses of the first base material layer, the second base material layer and the shrinkage layer, the protective tape 10a' is easier to generate shrinkage force F' on the substrate 100 than the protective tape 10a.

在一些實施例中,收縮層14’在攝氏23度的硬度大於肖氏硬度30A,例如肖氏硬度30A至50A、50A至75A或75A至100A,藉此可以抑制基底100的翹曲問題。 In some embodiments, the hardness of the shrink layer 14' at 23 degrees Celsius is greater than Shore hardness 30A, such as Shore hardness 30A to 50A, 50A to 75A, or 75A to 100A, thereby suppressing the warping problem of the substrate 100.

在將保護膠帶10a’貼於基底100之後,將保護膠帶10a’置於吸盤CK上。在一些實施例中,吸盤CK藉由靜電力、真空力或其他方式吸附保護膠帶10a’的第一基材層12A’。 After the protective tape 10a' is attached to the substrate 100, the protective tape 10a' is placed on the suction cup CK. In some embodiments, the suction cup CK absorbs the first base material layer 12A' of the protective tape 10a' through electrostatic force, vacuum force or other means.

請參考圖3E,於第一導電層120以及第一絕緣層130上沉積至少一第二導電層140以及至少一第二絕緣層150。於最外層的第二導電層140上形成微凸塊(Micro bump)142。 Referring to FIG. 3E , at least one second conductive layer 140 and at least one second insulating layer 150 are deposited on the first conductive layer 120 and the first insulating layer 130 . Micro bumps 142 are formed on the outermost second conductive layer 140 .

在一些實施例中,沉積第二導電層140的方法例如包括物理氣相沉積、化學氣相沉積、電鍍、濺鍍或其他合適的沉積製程,且沉積第二絕緣層150的方法例如包括物理氣相沉積、化學氣相沉積、旋轉塗佈或其他合適的沉積製程。在一些實施例中,透過微影製程以及蝕刻製程以定義出第二導電層140的形狀以及第二絕緣層150的形狀。 In some embodiments, the method of depositing the second conductive layer 140 includes, for example, physical vapor deposition, chemical vapor deposition, electroplating, sputtering or other suitable deposition processes, and the method of depositing the second insulating layer 150 includes, for example, physical vapor deposition. Phase deposition, chemical vapor deposition, spin coating or other suitable deposition process. In some embodiments, the shape of the second conductive layer 140 and the shape of the second insulating layer 150 are defined through a photolithography process and an etching process.

在一些實施例中,形成第二導電層140以及第二絕緣層150的製程包括高溫製程(例如溫度高於180℃的製程)。由於第一導電層120、第一絕緣層130、第二導電層140及/或第二絕緣層150的熱膨脹係數高於基底100的熱膨脹係數,當基底100從高溫降至室溫時,基底100的第二面100b可能會因為第一導電層120、第一絕緣層130、第二導電層140及/或第二絕緣層150收縮而出現收縮力F,使基底100傾向於朝上翹曲。 In some embodiments, the process of forming the second conductive layer 140 and the second insulating layer 150 includes a high-temperature process (for example, a process with a temperature higher than 180° C.). Since the thermal expansion coefficient of the first conductive layer 120 , the first insulating layer 130 , the second conductive layer 140 and/or the second insulating layer 150 is higher than the thermal expansion coefficient of the substrate 100 , when the substrate 100 drops from high temperature to room temperature, the substrate 100 The second surface 100b may have a shrinkage force F due to the shrinkage of the first conductive layer 120, the first insulating layer 130, the second conductive layer 140 and/or the second insulating layer 150, causing the substrate 100 to tend to warp upward.

在一些實施例中,由於保護膠帶10a’的熱膨脹係數高於第一導電層120、第一絕緣層130、第二導電層140及/或第二絕緣層150的熱膨脹係數,因此,保護膠帶10a’收縮所產生的收縮力F’可以避免收縮力F造成基底100傾向於朝上翹曲,甚至使基底100傾向於朝下翹曲。在一些實施例中,保護膠帶10a’的收縮層14’在180℃的熱膨脹係數大於第一導電層120、第一絕緣層130、第二導電層140及/或第二絕緣層150在180℃的熱膨脹係數。在一些實施例中,除了收縮層14’之外,保護膠帶10a’的第一基材層12A’以及第二基材層12B’在180℃的熱膨脹係數也大於第一導電層120、第一絕緣層130、第二導電層140及/或第二絕緣層150在180℃的熱膨脹係數,藉此進一步避免基底100朝上翹曲。 In some embodiments, since the thermal expansion coefficient of the protective tape 10a' is higher than the thermal expansion coefficient of the first conductive layer 120, the first insulating layer 130, the second conductive layer 140 and/or the second insulating layer 150, the protective tape 10a' The 'shrinkage force F' generated by shrinkage can prevent the base 100 from tending to warp upward due to the shrinkage force F, or even cause the base 100 to tend to warp downward. In some embodiments, the thermal expansion coefficient of the shrink layer 14' of the protective tape 10a' at 180°C is greater than that of the first conductive layer 120, the first insulating layer 130, the second conductive layer 140 and/or the second insulating layer 150 at 180°C. thermal expansion coefficient. In some embodiments, in addition to the shrink layer 14', the thermal expansion coefficients of the first base material layer 12A' and the second base material layer 12B' of the protective tape 10a' at 180°C are also greater than those of the first conductive layer 120, the first The thermal expansion coefficient of the insulating layer 130, the second conductive layer 140 and/or the second insulating layer 150 at 180° C. thereby further prevents the substrate 100 from warping upward.

需說明的是,本實施例是以形成一層第二導電層140以及一層第二絕緣層150為例,但本發明不以此為限。第二導電層140以及第二絕緣層150的數量可以依照實際需求而進行調整。 It should be noted that this embodiment takes the formation of a second conductive layer 140 and a second insulating layer 150 as an example, but the invention is not limited thereto. The numbers of the second conductive layer 140 and the second insulating layer 150 can be adjusted according to actual requirements.

在本實施例中,基底100上的重新佈線結構RDL包括第 一導電層120、第一絕緣層130、第二導電層140及第二絕緣層150,但本發明不以此為限。基底100上的重新佈線結構RDL還可以包括其他導電層與絕緣層。 In this embodiment, the redistribution structure RDL on the substrate 100 includes a A conductive layer 120, a first insulating layer 130, a second conductive layer 140 and a second insulating layer 150, but the invention is not limited thereto. The redistribution structure RDL on the substrate 100 may also include other conductive layers and insulating layers.

請參考圖3F,將一個或多個晶片210接合至微凸塊142上。舉例來說,晶片210的接墊220透過微凸塊142而連接至重新佈線結構RDL。 Referring to FIG. 3F , one or more wafers 210 are bonded to the microbumps 142 . For example, the pads 220 of the chip 210 are connected to the redistribution structure RDL through the microbumps 142 .

請參考圖3G,形成底部填充材230於接墊220以及微凸塊142的周圍,以保護晶片210與重新佈線結構RDL之間的接點。接著形成封裝材240以將晶片210封裝於重新佈線結構RDL上。封裝材240接觸晶片210以及重新佈線結構RDL。 Referring to FIG. 3G, an underfill material 230 is formed around the pads 220 and the microbumps 142 to protect the contacts between the chip 210 and the redistribution structure RDL. Then, a packaging material 240 is formed to package the chip 210 on the redistribution structure RDL. The packaging material 240 contacts the die 210 and the redistribution structure RDL.

請參考圖3H,將基底100以及保護膠帶10a’自吸盤CK取起,接著自基底100移除保護膠帶10a’。 Referring to FIG. 3H, the substrate 100 and the protective tape 10a' are picked up from the suction cup CK, and then the protective tape 10a' is removed from the substrate 100.

請參考圖3I,將晶片210以及重新佈線結構RDL的第一導電層120、第一絕緣層130、第二導電層140以及第二絕緣層150自基底100取起。在一些實施例中,以雷射照射離型層102,以使重新佈線結構RDL的第一導電層120以及第一絕緣層130與基底100分離。 Referring to FIG. 3I , the wafer 210 and the first conductive layer 120 , the first insulating layer 130 , the second conductive layer 140 and the second insulating layer 150 of the redistribution structure RDL are removed from the substrate 100 . In some embodiments, the release layer 102 is irradiated with laser to separate the first conductive layer 120 and the first insulating layer 130 of the redistribution structure RDL from the substrate 100 .

接著,於第一導電層120上形成連接端子250。連接端子250例如為錫球或其他合適的材料。至此,半導體裝置1大致完成。 Then, the connection terminals 250 are formed on the first conductive layer 120 . The connection terminals 250 are, for example, solder balls or other suitable materials. At this point, the semiconductor device 1 is substantially completed.

在本實施例中,製造半導體裝置1的過程中使用了保護膠帶10a以及保護膠帶10a’,但本發明不以此為限。在其他實施例中,製造半導體裝置1的過程中可以使用三個以上不同的保護 膠帶,以於基底100上形成更多的導電層以及絕緣層。 In this embodiment, the protective tape 10a and the protective tape 10a' are used in the process of manufacturing the semiconductor device 1, but the invention is not limited thereto. In other embodiments, more than three different protections may be used in the process of manufacturing the semiconductor device 1 tape to form more conductive layers and insulating layers on the substrate 100 .

圖4A至圖4E是依照本發明的一實施例的一種半導體裝置的製造方法的剖面示意圖。在此必須說明的是,圖4A至圖4E的實施例沿用圖3A至圖3I的實施例的元件標號與部分內容,其中採用相同或近似的標號來表示相同或近似的元件,並且省略了相同技術內容的說明。關於省略部分的說明可參考前述實施例,在此不贅述。 4A to 4E are schematic cross-sectional views of a method for manufacturing a semiconductor device according to an embodiment of the present invention. It must be noted here that the embodiment of FIGS. 4A to 4E follows the component numbers and part of the content of the embodiment of FIGS. 3A to 3I , where the same or similar numbers are used to represent the same or similar elements, and the same or similar elements are omitted. Description of technical content. For descriptions of omitted parts, reference may be made to the foregoing embodiments and will not be described again here.

請參考圖4A,接續於圖3C的步驟,在收縮力F大到一定的程度之後,為了避免基底100朝上翹曲並脫離吸盤CK,將基底100以及保護膠帶10a自吸盤CK取起,並於保護膠帶10a的第一基材層12A貼上另一保護膠帶10a’。接著再將保護膠帶10a’置於吸盤CK上。換句話說,在本實施例中,在將保護膠帶10a自吸盤CK取起之後,不將保護膠帶10a自基底100移除。 Please refer to Figure 4A. Following the steps of Figure 3C, after the shrinkage force F reaches a certain level, in order to prevent the base 100 from warping upward and breaking away from the suction cup CK, the base 100 and the protective tape 10a are picked up from the suction cup CK, and Another protective tape 10a' is pasted on the first base material layer 12A of the protective tape 10a. Then put the protective tape 10a' on the suction cup CK. In other words, in this embodiment, after the protective tape 10a is picked up from the suction cup CK, the protective tape 10a is not removed from the substrate 100.

在一些實施例中,保護膠帶10a’原本的面積大於保護膠帶10a的面積,且在將保護膠帶10a’貼於保護膠帶10a之後,藉由切割製程使保護膠帶10a’與保護膠帶10a修齊對準。 In some embodiments, the original area of the protective tape 10a' is larger than the area of the protective tape 10a, and after the protective tape 10a' is attached to the protective tape 10a, the protective tape 10a' and the protective tape 10a are aligned through a cutting process. Accurate.

接著請參考圖4B,於第一導電層120以及第一絕緣層130上沉積至少一第二導電層140以及至少一第二絕緣層150。於最外層的第二導電層140上形成微凸塊142。 Next, please refer to FIG. 4B , at least one second conductive layer 140 and at least one second insulating layer 150 are deposited on the first conductive layer 120 and the first insulating layer 130 . Microbumps 142 are formed on the outermost second conductive layer 140 .

在本實施例中,保護膠帶10a以及保護膠帶10a’在180℃的熱膨脹係數皆大於第一導電層120、第一絕緣層130、第二導電層140及/或第二絕緣層150在180℃的熱膨脹係數。因此,在 沉積第二導電層140及第二絕緣層150之後,保護膠帶10a以及保護膠帶10a’所產生的收縮力F’可以避免基底100因為第二導電層140及第二絕緣層150產生的收縮力F而出現翹曲。 In this embodiment, the thermal expansion coefficients of the protective tape 10a and the protective tape 10a' at 180°C are both greater than those of the first conductive layer 120, the first insulating layer 130, the second conductive layer 140 and/or the second insulating layer 150 at 180°C. thermal expansion coefficient. Thus, in After the second conductive layer 140 and the second insulating layer 150 are deposited, the shrinkage force F' generated by the protective tape 10a and the protective tape 10a' can prevent the substrate 100 from shrinking the force F generated by the second conductive layer 140 and the second insulating layer 150. Warping occurs.

一些實施例中,保護膠帶10a’的黏著層16’的黏性小於保護膠帶10a的黏著層16的黏性,因此,可以避免保護膠帶10a’將保護膠帶10a自基底100撕起。 In some embodiments, the adhesive layer 16' of the protective tape 10a' is less adhesive than the adhesive layer 16 of the protective tape 10a. Therefore, the protective tape 10a' can be prevented from tearing the protective tape 10a away from the substrate 100.

請參考圖4C,將一個或多個晶片210接合至微凸塊142上。舉例來說,晶片210的接墊220透過微凸塊142而連接至重新佈線結構RDL。形成底部填充材230於接墊220以及微凸塊142的周圍,以保護晶片210與重新佈線結構RDL之間的接點。接著形成封裝材240以將晶片210封裝於重新佈線結構RDL上。封裝材240接觸晶片210以及重新佈線結構RDL。 Referring to FIG. 4C , one or more wafers 210 are bonded to the microbumps 142 . For example, the pads 220 of the chip 210 are connected to the redistribution structure RDL through the microbumps 142 . An underfill material 230 is formed around the pads 220 and the microbumps 142 to protect the contacts between the chip 210 and the redistribution structure RDL. Then, a packaging material 240 is formed to package the chip 210 on the redistribution structure RDL. The packaging material 240 contacts the die 210 and the redistribution structure RDL.

接著,請參考圖4D,將基底100、保護膠帶10a’以及保護膠帶10a自吸盤CK取起,接著自基底100移除保護膠帶10a’以及保護膠帶10a。 Next, please refer to FIG. 4D to pick up the base 100, the protective tape 10a' and the protective tape 10a from the suction cup CK, and then remove the protective tape 10a' and the protective tape 10a from the base 100.

請參考圖4E,將晶片210以及重新佈線結構RDL的第一導電層120、第一絕緣層130、第二導電層140以及第二絕緣層150自基底100取起。在一些實施例中,以雷射照射離型層102,以使重新佈線結構RDL的第一導電層120以及第一絕緣層130與基底100分離。 Referring to FIG. 4E , the wafer 210 and the first conductive layer 120 , the first insulating layer 130 , the second conductive layer 140 and the second insulating layer 150 of the redistribution structure RDL are removed from the substrate 100 . In some embodiments, the release layer 102 is irradiated with laser to separate the first conductive layer 120 and the first insulating layer 130 of the redistribution structure RDL from the substrate 100 .

接著,於第一導電層120上形成連接端子250。連接端子250例如為錫球或其他合適的材料。至此,半導體裝置1大致完成。 Then, the connection terminals 250 are formed on the first conductive layer 120 . The connection terminals 250 are, for example, solder balls or other suitable materials. At this point, the semiconductor device 1 is substantially completed.

綜上所述,保護膠帶10a以及保護膠帶10a’可以避免基底100翹曲,進而提升半導體裝置1的製造良率。此外,保護膠帶10a以及保護膠帶10a’具有耐高真空度、低污染性、耐熱性、耐化性等優點,能使半導體裝置1的加工過程更穩定。另外,保護膠帶10a以及保護膠帶10a’可以用紫外光解膠、加熱解膠或製冷解膠的方式自基底100上移除,藉此防止基底100破裂,並保持基底100表面的潔淨。 In summary, the protective tape 10a and the protective tape 10a' can prevent the substrate 100 from warping, thereby improving the manufacturing yield of the semiconductor device 1. In addition, the protective tape 10a and the protective tape 10a' have the advantages of high vacuum resistance, low pollution, heat resistance, chemical resistance, etc., and can make the processing process of the semiconductor device 1 more stable. In addition, the protective tape 10a and the protective tape 10a' can be removed from the substrate 100 by UV light degumming, heating degluing or cold degluing, thereby preventing the substrate 100 from cracking and keeping the surface of the substrate 100 clean.

10:保護膠帶 12A:第一基材層 14:收縮層 16:黏著層 20:離型層 T1, T2, T3:厚度 10: Protective tape 12A: First base material layer 14:Shrink layer 16:Adhesive layer 20: Release layer T1, T2, T3: Thickness

Claims (15)

一種保護膠帶,包括:第一基材層;黏著層;以及收縮層,收縮層位於所述第一基材層與所述黏著層之間,其中所述收縮層在180℃的熱膨脹係數為大於或等於100μm/m℃且小於400μm/m℃,且所述收縮層在23℃的硬度大於肖氏硬度30A,其中以原料組成所述收縮層,所述原料包括寡聚物、單體以及起始劑,其中所述寡聚物包括環氧丙烯酸酯、聚酯丙烯酸酯、聚氨酯丙烯酸酯、聚醚丙烯酸酯或其組合,所述單體包括單官能基單體、雙官能基單體、多官能基單體或其組合,且所述起始劑包括自由基型起始劑或陽離子型起始劑,其中在所述收縮層的所述原料中,所述寡聚物的重量比大於或等於40wt%,所述單體的重量比為20wt%至50wt%,且所述起始劑的重量比小於或等於10wt%。 A protective tape, including: a first base material layer; an adhesive layer; and a shrink layer, the shrink layer is located between the first base material layer and the adhesive layer, wherein the thermal expansion coefficient of the shrink layer at 180°C is greater than Or equal to 100 μm/m°C and less than 400 μm/m°C, and the hardness of the shrinkage layer at 23°C is greater than Shore hardness 30A, wherein the shrinkage layer is composed of raw materials, and the raw materials include oligomers, monomers and polymers. Starting agent, wherein the oligomer includes epoxy acrylate, polyester acrylate, polyurethane acrylate, polyether acrylate or a combination thereof, and the monomer includes monofunctional monomer, difunctional monomer, poly Functional monomers or combinations thereof, and the initiator includes a free radical initiator or a cationic initiator, wherein in the raw material of the shrink layer, the weight ratio of the oligomer is greater than or Equal to 40wt%, the weight ratio of the monomer is 20wt% to 50wt%, and the weight ratio of the starter is less than or equal to 10wt%. 如請求項1所述的保護膠帶,其中所述收縮層在30℃的彎曲模數為1.45MPa,且在180℃的彎曲模數為0.19MPa。 The protective tape according to claim 1, wherein the flexural modulus of the shrink layer at 30°C is 1.45MPa, and the flexural modulus at 180°C is 0.19MPa. 如請求項1所述的保護膠帶,其中所述第一基材層的柔韌性大於所述收縮層的柔韌性。 The protective tape according to claim 1, wherein the flexibility of the first base material layer is greater than the flexibility of the shrink layer. 如請求項1所述的保護膠帶,其中所述收縮層的材料包括壓克力樹脂、聚氨酯樹脂、環氧樹脂、聚矽氧烷樹脂或上述材料的組合。 The protective tape according to claim 1, wherein the material of the shrink layer includes acrylic resin, polyurethane resin, epoxy resin, polysiloxane resin or a combination of the above materials. 如請求項1所述的保護膠帶,更包括:第二基材層,其中所述收縮層位於所述第一基材層與所述第二基材層之間,且所述第二基材層位於所述收縮層與所述黏著層之間,其中所述收縮層在180℃的熱膨脹係數大於所述第一基材層在180℃的熱膨脹係數與所述第二基材層在180℃的熱膨脹係數。 The protective tape according to claim 1, further comprising: a second base material layer, wherein the shrinkage layer is located between the first base material layer and the second base material layer, and the second base material layer The layer is located between the shrink layer and the adhesive layer, wherein the thermal expansion coefficient of the shrink layer at 180°C is greater than the thermal expansion coefficient of the first base material layer at 180°C and the second base material layer at 180°C. thermal expansion coefficient. 如請求項5所述的保護膠帶,其中所述第一基材層的材料與所述第二基材層的材料包括聚對苯二甲酸乙二酯、聚氨酯、聚醚碸、聚萘二甲酸乙二醇酯、聚醯亞胺、聚醚醯亞胺、聚醚醚酮或上述材料的組合。 The protective tape according to claim 5, wherein the material of the first base material layer and the material of the second base material layer include polyethylene terephthalate, polyurethane, polyether ester, polynaphthalene dicarboxylic acid Glycol ester, polyimide, polyetherimide, polyetheretherketone or a combination of the above materials. 如請求項1所述的保護膠帶,其中所述第一基材層的厚度為25微米至200微米,所述收縮層的厚度為25微米至500微米,且所述黏著層的厚度為5微米至100微米。 The protective tape according to claim 1, wherein the thickness of the first base material layer is 25 microns to 200 microns, the thickness of the shrinkage layer is 25 microns to 500 microns, and the thickness of the adhesive layer is 5 microns. to 100 microns. 一種半導體裝置的製造方法,包括:將保護膠帶貼於基底的第一面,其中所述保護膠帶包括:第一基材層;黏著層;以及收縮層,收縮層位於所述第一基材層與所述黏著層之間,其中所述收縮層在180℃的熱膨脹係數為大於或等於100μm/m℃且小於400μm/m℃,且所述收縮層在23℃的硬度大於肖氏硬度30A,其中以原料組成所述收縮層,所述原料包括寡聚物、單體以及起始劑,其中所述寡聚物包括環氧丙烯酸酯、聚酯丙烯酸酯、聚氨酯丙烯酸酯、聚醚丙烯酸酯或其組合,所述單體包括單官能 基單體、雙官能基單體、多官能基單體或其組合,且所述起始劑包括自由基型起始劑或陽離子型起始劑,其中在所述收縮層的所述原料中,所述寡聚物的重量比大於或等於40wt%,所述單體的重量比為20wt%至50wt%,且所述起始劑的重量比小於或等於10wt%;於所述基底的相對於所述第一面的一第二面沉積至少一第一導電層以及至少一第一絕緣層;以及將所述至少一第一導電層以及所述至少一第一絕緣層自所述基底取起。 A method of manufacturing a semiconductor device, including: affixing protective tape to the first surface of a substrate, wherein the protective tape includes: a first base material layer; an adhesive layer; and a shrink layer, the shrink layer is located on the first base material layer and the adhesive layer, wherein the thermal expansion coefficient of the shrinkage layer at 180°C is greater than or equal to 100 μm/m°C and less than 400 μm/m°C, and the hardness of the shrinkage layer at 23°C is greater than Shore hardness 30A, The shrink layer is composed of raw materials, and the raw materials include oligomers, monomers and initiators, wherein the oligomers include epoxy acrylate, polyester acrylate, polyurethane acrylate, polyether acrylate or combinations thereof, the monomers include monofunctional base monomer, difunctional monomer, multifunctional monomer or a combination thereof, and the initiator includes a free radical initiator or a cationic initiator, wherein in the raw material of the shrink layer , the weight ratio of the oligomer is greater than or equal to 40wt%, the weight ratio of the monomer is 20wt% to 50wt%, and the weight ratio of the starter is less than or equal to 10wt%; relative to the substrate Depositing at least one first conductive layer and at least one first insulating layer on a second side of the first side; and removing the at least one first conductive layer and the at least one first insulating layer from the substrate. rise. 如請求項8所述的半導體裝置的製造方法,更包括:自所述基底移除所述保護膠帶;於所述基底的所述第一面貼上另一保護膠帶,其中所述另一保護膠帶的另一收縮層在180℃的熱膨脹係數大於所述保護膠帶的所述收縮層在180℃的熱膨脹係數;於所述至少一第一導電層以及所述至少一第一絕緣層上沉積至少一第二導電層以及至少一第二絕緣層;自所述基底移除所述另一保護膠帶;以及將所述至少一第一導電層、所述至少一第一絕緣層、所述至少一第二導電層以及所述至少一第二絕緣層自所述基底取起。 The method of manufacturing a semiconductor device according to claim 8, further comprising: removing the protective tape from the substrate; and affixing another protective tape on the first side of the substrate, wherein the other protective tape The thermal expansion coefficient of the other shrinkage layer of the tape at 180°C is greater than the thermal expansion coefficient of the shrinkage layer of the protective tape at 180°C; deposit at least one on the at least one first conductive layer and the at least one first insulating layer. a second conductive layer and at least a second insulating layer; removing the other protective tape from the substrate; and attaching the at least one first conductive layer, the at least one first insulating layer, the at least one The second conductive layer and the at least one second insulating layer are lifted from the substrate. 如請求項8所述的半導體裝置的製造方法,更包括:於所述保護膠帶的所述第一基材層貼上另一保護膠帶; 於所述至少一第一導電層以及所述至少一第一絕緣層上沉積至少一第二導電層以及至少一第二絕緣層;自所述基底移除所述另一保護膠帶以及所述保護膠帶;以及將所述至少一第一導電層、所述至少一第一絕緣層、所述至少一第二導電層以及所述至少一第二絕緣層自所述基底取起。 The manufacturing method of a semiconductor device according to claim 8, further comprising: affixing another protective tape on the first base material layer of the protective tape; Depositing at least one second conductive layer and at least one second insulating layer on the at least one first conductive layer and the at least one first insulating layer; removing the other protective tape and the protective tape from the substrate Tape; and take the at least one first conductive layer, the at least one first insulating layer, the at least one second conductive layer and the at least one second insulating layer from the substrate. 如請求項10所述的半導體裝置的製造方法,其中所述另一保護膠帶的另一黏著層的黏性小於所述保護膠帶的所述黏著層的黏性。 The method of manufacturing a semiconductor device according to claim 10, wherein the viscosity of the other adhesive layer of the other protective tape is smaller than the viscosity of the adhesive layer of the protective tape. 如請求項8所述的半導體裝置的製造方法,其中在將所述保護膠帶貼於所述基底的所述第一面之後,切割所述保護膠帶。 The method of manufacturing a semiconductor device according to claim 8, wherein after the protective tape is affixed to the first surface of the substrate, the protective tape is cut. 如請求項8所述的半導體裝置的製造方法,更包括:在將所述保護膠帶貼於所述基底的所述第一面之後,將所述保護膠帶置於吸盤上。 The method of manufacturing a semiconductor device according to claim 8, further comprising: after affixing the protective tape to the first surface of the substrate, placing the protective tape on a suction cup. 如請求項8所述的半導體裝置的製造方法,更包括:在沉積所述至少一第一導電層以及所述至少一第一絕緣層之前,於所述基底的所述第二面形成離型層,且所述至少一第一導電層以及所述至少一第一絕緣層沉積於所述離型層上。 The method of manufacturing a semiconductor device according to claim 8, further comprising: before depositing the at least one first conductive layer and the at least one first insulating layer, forming a release mold on the second surface of the substrate. layer, and the at least one first conductive layer and the at least one first insulating layer are deposited on the release layer. 如請求項14所述的半導體裝置的製造方法,更包括: 以雷射照射所述離型層,以使所述至少一第一導電層以及所述至少一第一絕緣層與所述基底分離。 The method of manufacturing a semiconductor device as claimed in claim 14, further comprising: The release layer is irradiated with laser to separate the at least one first conductive layer and the at least one first insulating layer from the substrate.
TW111117306A 2022-05-09 2022-05-09 Protection tape and manufacturing method of semiconductor device TWI825705B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW111117306A TWI825705B (en) 2022-05-09 2022-05-09 Protection tape and manufacturing method of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW111117306A TWI825705B (en) 2022-05-09 2022-05-09 Protection tape and manufacturing method of semiconductor device

Publications (2)

Publication Number Publication Date
TW202344645A TW202344645A (en) 2023-11-16
TWI825705B true TWI825705B (en) 2023-12-11

Family

ID=89720298

Family Applications (1)

Application Number Title Priority Date Filing Date
TW111117306A TWI825705B (en) 2022-05-09 2022-05-09 Protection tape and manufacturing method of semiconductor device

Country Status (1)

Country Link
TW (1) TWI825705B (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61260629A (en) * 1985-05-15 1986-11-18 Mitsui Toatsu Chem Inc Film for wafer processing
TW201243012A (en) * 2011-03-04 2012-11-01 Tatsuta Densen Kk Protective tape
TW201938732A (en) * 2018-03-13 2019-10-01 日商日東電工股份有限公司 Adhesive tape for semiconductor protection which is capable of appropriately filling an uneven surface and has a small amount of solvent
TW202017028A (en) * 2018-08-07 2020-05-01 日商日東電工股份有限公司 Back grinding tape capable of preventing chip defects that may occur during back grinding and providing excellent conformability to uneven surfaces

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61260629A (en) * 1985-05-15 1986-11-18 Mitsui Toatsu Chem Inc Film for wafer processing
TW201243012A (en) * 2011-03-04 2012-11-01 Tatsuta Densen Kk Protective tape
TW201938732A (en) * 2018-03-13 2019-10-01 日商日東電工股份有限公司 Adhesive tape for semiconductor protection which is capable of appropriately filling an uneven surface and has a small amount of solvent
TW202017028A (en) * 2018-08-07 2020-05-01 日商日東電工股份有限公司 Back grinding tape capable of preventing chip defects that may occur during back grinding and providing excellent conformability to uneven surfaces

Also Published As

Publication number Publication date
TW202344645A (en) 2023-11-16

Similar Documents

Publication Publication Date Title
TWI405272B (en) Multifunction tape for semiconductor package and method of fabricating semiconductor device using the same
US8436479B2 (en) Semiconductor device having a chip bonding using a resin adhesive film and method of manufacturing the same
KR100894173B1 (en) Mulitlayer adhesive film for semiconductor package
US20060134406A1 (en) Pressure sensitive adhesive sheet, method of protecting semiconductor wafer surface and method of processing work
KR101089631B1 (en) Multilayer adhesive film for semiconductor package
KR100669134B1 (en) Multilayer adhesive film for semiconductor package
JP6425062B2 (en) Insulating resin sheet, and circuit board and semiconductor package using the same
TWI785138B (en) Manufacturing method of mounting structure and sheet used therefor
TWI825705B (en) Protection tape and manufacturing method of semiconductor device
TWI822034B (en) Protection tape and manufacturing method of semiconductor device
US11887975B2 (en) Semiconductor device manufacturing method
TWM634873U (en) Photo-curing protection tape
JP2015220377A (en) Adhesive film integrated surface protective film and method for manufacturing semiconductor chip using adhesive film integrated surface protective film
KR100860098B1 (en) Adhesive film for semiconductor package
TWM633976U (en) Protection tape
TWI817585B (en) Photo-curing protection tape and processing method
TWM631529U (en) Protection tape
TWI834204B (en) Processing method
TWM635119U (en) Warpage balance tape
TW200933844A (en) Wafer level package with die receiving through-hole and method of the same
TW202411063A (en) Manufacturing method of semiconductor device and warpage balance tape
TWI805254B (en) Protection tape and grinding method
KR20210070639A (en) Underfill film for semiconductor package and method for manufacturing semiconductor packag using the same
TW202033716A (en) Method for manufacturing semiconductor device
TWM631385U (en) Protection tape