TWI819432B - A double-baffle device for improving a uniformity of etching - Google Patents

A double-baffle device for improving a uniformity of etching Download PDF

Info

Publication number
TWI819432B
TWI819432B TW110146799A TW110146799A TWI819432B TW I819432 B TWI819432 B TW I819432B TW 110146799 A TW110146799 A TW 110146799A TW 110146799 A TW110146799 A TW 110146799A TW I819432 B TWI819432 B TW I819432B
Authority
TW
Taiwan
Prior art keywords
baffle
etching
sector
wafer
energy
Prior art date
Application number
TW110146799A
Other languages
Chinese (zh)
Other versions
TW202228179A (en
Inventor
張瑤瑤
劉小波
胡冬冬
張懷東
劉海洋
李娜
郭頌
李曉磊
開東 許
Original Assignee
大陸商江蘇魯汶儀器有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 大陸商江蘇魯汶儀器有限公司 filed Critical 大陸商江蘇魯汶儀器有限公司
Publication of TW202228179A publication Critical patent/TW202228179A/en
Application granted granted Critical
Publication of TWI819432B publication Critical patent/TWI819432B/en

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/02Details
    • H01J37/04Arrangements of electrodes and associated parts for generating or controlling the discharge, e.g. electron-optical arrangement or ion-optical arrangement
    • H01J37/08Ion sources; Ion guns
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/32Gas-filled discharge tubes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/32Gas-filled discharge tubes
    • H01J37/32009Arrangements for generation of plasma specially adapted for examination or treatment of objects, e.g. plasma sources
    • H01J37/32082Radio frequency generated discharge
    • H01J37/321Radio frequency generated discharge the radio frequency energy being inductively coupled to the plasma
    • H01J37/3211Antennas, e.g. particular shapes of coils
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/32Gas-filled discharge tubes
    • H01J37/32431Constructional details of the reactor
    • H01J37/32623Mechanical discharge control means
    • H01J37/32633Baffles
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67017Apparatus for fluid treatment
    • H01L21/67063Apparatus for fluid treatment for etching
    • H01L21/67069Apparatus for fluid treatment for etching for drying etching
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product

Landscapes

  • Chemical & Material Sciences (AREA)
  • Analytical Chemistry (AREA)
  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Plasma & Fusion (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Drying Of Semiconductors (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)

Abstract

The present application discloses a double-baffle device for improving a uniformity of etching, including a first baffle and a second baffle both installed in an etching reaction chamber. The first baffle is a full-round plate fully being capable of covering ion beams generated by an ion source, under an action of a baffle driving device. A wafer is etched twice, wherein a first etching is an etching without covering by the baffle, and a second etching is an etching with covering by the second baffle. A structure of the second baffle is so selected according to etching conditions, to cover an area in a wafer surface having a higher etching rate during the first etching, under an action of a second baffle driving device, to keep etching rates in the wafer surface consistent. The etching conditions include a low energy condition, a medium energy condition and a high energy condition. The present application improves the overall etching uniformity of the wafer product by the cooperation of etching with two baffles, thereby increasing the utilization rate of the wafer.

Description

改善蝕刻均勻性的雙擋板裝置Dual baffle device to improve etching uniformity

本發明是有關於離子束蝕刻領域,且特別是有關於一種改善蝕刻均勻性的雙擋板裝置。 相關申請 The present invention relates to the field of ion beam etching, and in particular to a double baffle device for improving etching uniformity. Related applications

本申請要求於2021年1月4日提交中國專利局、申請號為202110002167.1、申請名稱為「一種改善蝕刻均勻性的雙擋板裝置」的中國專利申請的優先權,其全部內容通過引用結合在本申請中。This application claims priority to the Chinese patent application filed with the China Patent Office on January 4, 2021, with application number 202110002167.1 and the application title "A double baffle device for improving etching uniformity", the entire content of which is incorporated by reference. in this application.

離子束蝕刻是利用輝光放電原理將氬氣分解為氬離子,氬離子經過陽極電場的加速對樣品表面進行物理轟擊,以達到蝕刻的作用。蝕刻過程是把氬(Ar)等惰性氣體充入離子源放電室,經電離形成電漿,通過柵極將電漿以離子束的形式傳送至目標基板,射向固體表面轟擊固體表面原子,使材料原子發生濺射,達到蝕刻目的。離子束蝕刻可廣泛用於蝕刻加工各種金屬及其合金,以及非金屬、氧化物、氮化物、碳化物、半導體、聚合物、陶瓷、紅外和超導等材料。Ion beam etching uses the principle of glow discharge to decompose argon gas into argon ions. The argon ions are accelerated by the anode electric field and physically bombard the sample surface to achieve the etching effect. The etching process is to fill the inert gas such as argon (Ar) into the ion source discharge chamber, form a plasma through ionization, and transmit the plasma to the target substrate in the form of an ion beam through the gate, and shoot it to the solid surface to bombard the solid surface atoms, causing Material atoms are sputtered to achieve etching purposes. Ion beam etching can be widely used to etch various metals and their alloys, as well as non-metals, oxides, nitrides, carbides, semiconductors, polymers, ceramics, infrared and superconducting materials.

離子束蝕刻均勻性主要取決於離子源性能,由於射頻(Radio Frequency, RF)離子源為圓筒形,當射頻電源加載在射頻線圈上時,由於電流的集膚效應,電流主要在放電腔腔壁內流過,在集膚層內逐漸衰減,故放電腔內的電漿密度一般呈現兩邊高,中間低的趨勢。受射頻功率和工作壓力的影響,放電腔內的電漿密度分佈也會出現馬鞍形趨勢,由於電漿密度分佈不均勻,導致蝕刻速率不均,影響蝕刻均勻性。如圖1a-1c所示,當離子源在低能工況下工作時,晶圓表面蝕刻速率中間區域大於邊緣區域,隨著柵極加載電壓增加,蝕刻速率較快的區域逐漸向外移動,當在高能情況下時,蝕刻速率明顯呈現邊緣區域大於中心區域。現有晶圓在計算蝕刻均勻性時,一般是對晶圓進行切邊後計算,如何節約成本,增加晶圓的利用率是一個亟待解決的難題。The uniformity of ion beam etching mainly depends on the performance of the ion source. Since the radio frequency (RF) ion source is cylindrical, when the radio frequency power supply is loaded on the radio frequency coil, the current mainly flows in the discharge cavity due to the skin effect of the current. It flows through the wall and gradually attenuates in the skin layer, so the plasma density in the discharge chamber generally shows a trend of being higher on both sides and lower in the middle. Affected by RF power and working pressure, the plasma density distribution in the discharge chamber will also show a saddle-shaped trend. Due to the uneven plasma density distribution, the etching rate will be uneven, affecting the etching uniformity. As shown in Figure 1a-1c, when the ion source operates under low energy conditions, the etching rate in the middle area of the wafer surface is greater than the edge area. As the gate loading voltage increases, the area with faster etching rate gradually moves outward. When Under high energy conditions, the etching rate is obviously greater in the edge area than in the center area. When calculating the etching uniformity of existing wafers, the wafer is generally calculated after trimming. How to save costs and increase the utilization rate of the wafer is an urgent problem that needs to be solved.

本申請各示例性實施例提供一種改善蝕刻均勻性的雙擋板裝置,該改善蝕刻均勻性的雙擋板裝置通過兩塊擋板的配合蝕刻,從而提高晶圓成品的整體蝕刻均勻性,增加晶圓的利用率。Each exemplary embodiment of the present application provides a double-baffle device that improves etching uniformity. The double-baffle device that improves etching uniformity is etched by the cooperation of two baffles, thereby improving the overall etching uniformity of the finished wafer and increasing the etching uniformity of the finished wafer. Wafer utilization.

本申請各示例性實施例提供一種改善蝕刻均勻性的雙擋板裝置,包括均安裝在蝕刻反應腔內的第一擋板和第二擋板。Each exemplary embodiment of the present application provides a double baffle device for improving etching uniformity, including a first baffle and a second baffle both installed in an etching reaction chamber.

第一擋板為整圓板,能在第一擋板驅動裝置的作用下,對離子源產生的離子束進行全遮擋。The first baffle is a full circular plate, which can completely block the ion beam generated by the ion source under the action of the first baffle driving device.

晶圓採用兩次蝕刻,第一次蝕刻為無擋板遮擋下的蝕刻,第二次蝕刻為採用第二擋板遮擋的蝕刻。The wafer is etched twice. The first etching is etching without a baffle, and the second etching is etching with a second baffle.

第二擋板的結構根據蝕刻工況進行選擇,能在第二擋板驅動裝置的作用下,對第一次蝕刻時的晶圓的表面的蝕刻速率快的區域進行遮擋,使得晶圓表面的蝕刻速率保持一致。The structure of the second baffle is selected according to the etching working conditions. Under the action of the second baffle driving device, the area of the wafer surface with a fast etching rate during the first etching can be blocked, so that the wafer surface has a high etching rate. The etch rate remains consistent.

在一實施例中,蝕刻工況包括低能工況、中能工況和高能工況。In one embodiment, the etching conditions include low energy conditions, medium energy conditions and high energy conditions.

在一實施例中,當蝕刻工況為低能工況時,第二擋板包括中心圓板和沿中心圓板的周向均勻佈設的多個第一扇形塊;其中,中心圓板用於遮擋晶圓表面蝕刻速率快的低能中心區域。In one embodiment, when the etching working condition is a low-energy working condition, the second baffle includes a central circular plate and a plurality of first sector blocks evenly distributed along the circumferential direction of the central circular plate; wherein the central circular plate is used for shielding The low-energy central region of the wafer surface where the etching rate is fast.

在一實施例中,相鄰兩個第一扇形塊之間形成第一扇形間隙,在半徑r處,第一扇形塊的弧長為L1,第一扇形間隙的弧長為L2,其中,L1<L2。In one embodiment, a first sector-shaped gap is formed between two adjacent first sector-shaped blocks. At the radius r, the arc length of the first sector-shaped block is L1, and the arc length of the first sector-shaped gap is L2, where L1 <L2.

在一實施例中,第二擋塊還包括同心套設在中心圓板外周的第一連接環,多個第一扇形塊沿周向均勻設置在中心圓板和第一連接環之間。In one embodiment, the second stopper further includes a first connecting ring concentrically sleeved on the outer periphery of the central circular plate, and a plurality of first sector blocks are evenly arranged in the circumferential direction between the central circular plate and the first connecting ring.

在一實施例中,當蝕刻工況為中能工況時,第二擋板包括第二連接環和多個第二扇形塊;多個第二扇形塊沿周向均勻佈設在第二連接環的內側,每塊第二扇形塊直接或通過連接筋與第二連接環的內壁面相連接;相鄰兩塊第二扇形塊之間形成第二扇形間隙。In one embodiment, when the etching working condition is a medium-energy working condition, the second baffle includes a second connecting ring and a plurality of second sector blocks; the plurality of second sector blocks are evenly arranged on the second connecting ring along the circumferential direction. On the inside, each second sector-shaped block is connected to the inner wall surface of the second connecting ring directly or through connecting ribs; a second sector-shaped gap is formed between two adjacent second sector-shaped blocks.

在一實施例中,在半徑r處,第二扇形塊的弧長為L3,第二扇形間隙的弧長為L4,其中L3>L4。In one embodiment, at the radius r, the arc length of the second sector block is L3, and the arc length of the second sector gap is L4, where L3>L4.

在一實施例中,每個第二扇形塊的拐角均為圓弧倒角。In one embodiment, the corners of each second segment block are arc chamfered.

在一實施例中,當蝕刻工況為高能工況時,第二擋板為第一圓環板。In one embodiment, when the etching working condition is a high-energy working condition, the second baffle plate is a first annular plate.

在一實施例中,當蝕刻工況為高能工況時,第二擋板包括第二圓環板和沿第二圓環板周向均勻佈設的倒扇形間隙,倒扇形間隙的弧長大端朝向第二圓環板的圓形空腔。In one embodiment, when the etching working condition is a high-energy working condition, the second baffle plate includes a second annular plate and an inverted fan-shaped gap evenly distributed along the circumferential direction of the second annular plate. The arc length end of the inverted fan-shaped gap faces toward The circular cavity of the second annular plate.

本申請具有如下有益效果:本申請利用第一擋板進行一次蝕刻,根據蝕刻工況的不同,選擇不同結構的第二擋板,利用第二擋板進行二次蝕刻,從而有效提高晶圓成品的整體蝕刻均勻性,增加晶圓的利用率。This application has the following beneficial effects: This application uses the first baffle to perform primary etching, selects second baffles with different structures according to different etching conditions, and uses the second baffle to perform secondary etching, thereby effectively improving the wafer finished product. Improve overall etching uniformity and increase wafer utilization.

下面將結合本申請實施例中的附圖,對本申請實施例中的技術方案進行清楚、完整地描述。下面描述中的附圖僅僅是本申請的一些實施例,對於本領域普通技術人員來講,在不付出創造性勞動的前提下,還可以根據這些附圖獲得其他的附圖。以下所描述的實施例是本申請一部分實施例,而不是全部的實施例。基於本申請中的實施例,本領域技術人員在沒有做出創造性勞動前提下所獲得的所有其他實施例,都屬於本申請保護的範圍。The technical solutions in the embodiments of the present application will be clearly and completely described below with reference to the accompanying drawings in the embodiments of the present application. The drawings in the following description are only some embodiments of the present application. For those of ordinary skill in the art, other drawings can be obtained based on these drawings without exerting creative efforts. The embodiments described below are part of the embodiments of the present application, but not all of the embodiments. Based on the embodiments in this application, all other embodiments obtained by those skilled in the art without creative efforts shall fall within the scope of protection of this application.

應當理解,本申請的說明書和申請專利範圍中使用的術語「包括」和「包含」指示所描述特徵、整體、步驟、操作、元件和/或組件的存在,但並不排除一個或多個其它特徵、整體、步驟、操作、元件、組件和/或其集合的存在或添加。It should be understood that the terms "comprise" and "include" used in the description and patent scope of this application indicate the presence of the described features, integers, steps, operations, elements and/or components, but do not exclude one or more other The presence or addition of features, integers, steps, operations, elements, components and/or collections thereof.

本申請的描述中,需要理解的是,術語「左側」、「右側」、「上部」、「下部」等指示的方位或位置關係為基於附圖所示的方位或位置關係,僅是為了便於描述本申請和簡化描述,而不是指示或暗示所指的裝置或元件必須具有特定的方位、以特定的方位構造和操作,「第一」、「第二」等並不表示零部件的重要程度,因此不能理解為對本申請的限制。本實施例中採用的具體尺寸只是為了舉例說明技術方案,並不限制本申請的保護範圍。In the description of this application, it should be understood that the orientation or positional relationship indicated by the terms "left side", "right side", "upper part", "lower part", etc. are based on the orientation or positional relationship shown in the drawings, and are only for convenience The description of this application and the simplified description are not intended to indicate or imply that the device or component referred to must have a specific orientation, be constructed and operate in a specific orientation, and "first", "second", etc. do not indicate the importance of the component. , therefore cannot be understood as a limitation on this application. The specific dimensions used in this embodiment are only for illustrating the technical solution and do not limit the scope of protection of this application.

本申請中所述的「連接」的含義可以是部件之間的直接連接也可以是部件間通過其它部件的間接連接。為了便於簡要的表述,除非另有定義,本申請中當一元件被描述為「連接」另一個元件是指該一元件與該另一元件為電連接。The meaning of "connection" in this application may be a direct connection between components or an indirect connection between components through other components. For the sake of simplicity, unless otherwise defined, when an element is described as being "connected to" another element in this application, it means that the element is electrically connected to the other element.

如圖2至圖5所示,本申請各示例性實施例提出了一種改善蝕刻均勻性的雙擋板裝置,包括均安裝在蝕刻反應腔8內的第一擋板1和第二擋板2。As shown in FIGS. 2 to 5 , each exemplary embodiment of the present application proposes a double baffle device for improving etching uniformity, including a first baffle 1 and a second baffle 2 both installed in the etching reaction chamber 8 .

如圖6所示,第一擋板為整圓板,能在第一擋板驅動裝置61和第一擋板限位裝置71的作用下,對離子源產生的離子束進行全遮擋。As shown in FIG. 6 , the first baffle is a full circular plate, which can completely block the ion beam generated by the ion source under the action of the first baffle driving device 61 and the first baffle limiting device 71 .

本申請中,晶圓採用兩次蝕刻,一次蝕刻為無擋板遮擋下的蝕刻,二次蝕刻為採用第二擋板遮擋的蝕刻。In this application, the wafer is etched twice. The first etching is etching without a baffle, and the second etching is etching with a second baffle.

當一次蝕刻後,蝕刻均勻性滿足要求時,結束蝕刻。若不滿足製程要求,則需進行二次蝕刻。When the etching uniformity meets the requirements after one etching, the etching is ended. If the process requirements are not met, secondary etching is required.

當晶圓需要蝕刻時,離子源5內產生電漿並以離子束的形式轟擊晶圓3,如圖3所示,當晶圓3尚未到達製程位置時,為避免離子束對晶圓3和電極4的傷害,第一擋板1在第一擋板驅動裝置61和第一擋板限位裝置71的作用下,對離子源5產生的離子束進行遮擋。如圖4所示,當晶圓3到達製程位置時,第一擋板1落下,離子束對晶圓3表面進行蝕刻,直至第一製程完成,此時,由於離子源5產生的離子束不均勻造成整個晶圓3蝕刻的不均勻,需要進行第二製程對不均勻的區域進行二次蝕刻。When the wafer needs to be etched, plasma is generated in the ion source 5 and bombards the wafer 3 in the form of an ion beam. As shown in Figure 3, when the wafer 3 has not yet reached the process position, in order to avoid the ion beam damaging the wafer 3 and If the electrode 4 is damaged, the first baffle 1 blocks the ion beam generated by the ion source 5 under the action of the first baffle driving device 61 and the first baffle limiting device 71 . As shown in Figure 4, when the wafer 3 reaches the process position, the first baffle 1 falls, and the ion beam etches the surface of the wafer 3 until the first process is completed. At this time, because the ion beam generated by the ion source 5 is not Uniformity causes uneven etching of the entire wafer 3, and a second process is required to perform secondary etching on the uneven areas.

如圖5所示,第二擋板2在第二擋板驅動裝置6和第二擋板限位裝置7的作用下,對離子源5產生的離子束進行局部遮擋(即對一次蝕刻時晶圓表面蝕刻速率快的區域進行遮擋),對第一製程(一次蝕刻)過程中蝕刻速率較慢的區域進行短時間的蝕刻,直至整個晶圓的均勻性滿足要求。As shown in Figure 5, under the action of the second baffle driving device 6 and the second baffle limiting device 7, the second baffle 2 partially blocks the ion beam generated by the ion source 5 (that is, it blocks the crystal during one etching). Areas with a fast etching rate on the circular surface are blocked), and areas with a slow etching rate during the first process (one-time etching) are etched for a short period of time until the uniformity of the entire wafer meets the requirements.

為避免蝕刻反應腔室污染,第一擋板1與第二擋板2的材質優選為石墨或鉬等。In order to avoid contamination of the etching reaction chamber, the material of the first baffle 1 and the second baffle 2 is preferably graphite or molybdenum.

為保證晶圓3未到達製程位置時,第一擋板1可以完全遮蔽離子束,第一擋板1可以為一整體圓狀結構,且其直徑至少比離子源5內柵格(Grid)組件束流口徑大30%以上,同時,應保證第一擋板1落下時可以不遮擋離子束。In order to ensure that the first baffle 1 can completely shield the ion beam when the wafer 3 has not reached the process position, the first baffle 1 can be an overall circular structure, and its diameter is at least larger than the grid component in the ion source 5 The beam diameter is increased by more than 30%. At the same time, it should be ensured that the first baffle 1 does not block the ion beam when it falls.

第二擋板的結構根據蝕刻工況進行選擇。The structure of the second baffle is selected according to the etching working conditions.

上述實施例中的蝕刻工況包括低能工況(Beamvoltage束電壓<300V)、中能工況(300V<Beamvoltage<600V)和高能工況(Beamvoltage>600V)。The etching working conditions in the above embodiments include low-energy working conditions (Beamvoltage <300V), medium-energy working conditions (300V<Beamvoltage<600V) and high-energy working conditions (Beamvoltage>600V).

當製程條件在低能條件下(low beam voltage低束電壓)時,如圖1a所示,當第一製程完成後,晶圓表面的蝕刻速率為低能中心區域31a大於低能邊緣區31b,且沿著徑向蝕刻速率逐漸降低。When the process conditions are under low energy conditions (low beam voltage, low beam voltage), as shown in Figure 1a, after the first process is completed, the etching rate on the wafer surface is that the low energy central area 31a is greater than the low energy edge area 31b, and along the The radial etch rate gradually decreases.

如圖7a和圖7b所示,在進行第二製程時,第二擋板2對低能中心區域31a進行遮擋,以避免離子束對晶圓3的低能中心區域31a的過度蝕刻,對於低能邊緣區31b,第二擋板遮擋區域應由內向外逐漸減小。As shown in Figures 7a and 7b, during the second process, the second baffle 2 blocks the low-energy central region 31a to prevent the ion beam from over-etching the low-energy central region 31a of the wafer 3. For the low-energy edge region 31b. The blocking area of the second baffle should gradually decrease from the inside to the outside.

在如圖7a所示的實施例中,第二擋板包括中心圓板21a和沿中心圓板周向均勻佈設的多個第一扇形塊21b。In the embodiment shown in Figure 7a, the second baffle includes a central circular plate 21a and a plurality of first sector blocks 21b evenly distributed along the circumferential direction of the central circular plate.

其中,中心圓板用於遮擋晶圓表面蝕刻速率快的低能中心區域31a,故而,中心圓板的面積為低能中心區域31a面積的4/5~1(考慮發散角)。Among them, the central circular plate is used to block the low-energy central region 31a with a fast etching rate on the wafer surface. Therefore, the area of the central circular plate is 4/5~1 of the area of the low-energy central region 31a (taking into account the divergence angle).

相鄰兩個第一扇形塊21b之間形成第一扇形間隙21c。A first sector gap 21c is formed between two adjacent first sector blocks 21b.

在本實施例中,第一扇形塊21b可以為三塊。In this embodiment, the first sector blocks 21b may be three blocks.

假設在半徑r處,第一扇形塊的弧長為L1,第一扇形間隙的弧長為L2,且L1<L2。Assume that at the radius r, the arc length of the first sector block is L1, the arc length of the first sector gap is L2, and L1 < L2.

第二擋板的最大外徑(即第一扇形塊的外徑)優選為晶片外徑的1.5倍以上。The maximum outer diameter of the second baffle (that is, the outer diameter of the first sector block) is preferably more than 1.5 times the outer diameter of the wafer.

在如圖7b所示的實施例中,第二擋板包括中心圓板21a、多個第一扇形塊21b和第一連接環21d。In the embodiment shown in Figure 7b, the second baffle includes a central circular plate 21a, a plurality of first sector blocks 21b and a first connecting ring 21d.

在本實施例中,第一扇形塊21b可以為三塊,但也可以為其他數量。In this embodiment, the number of first sector blocks 21b may be three, but may also be other numbers.

第一連接環21d同心設在中心圓板21a外周,中心圓板的面積與低能中心區域31a的面積優選相同。The first connecting ring 21d is concentrically arranged on the outer periphery of the central circular plate 21a, and the area of the central circular plate and the area of the low-energy central region 31a are preferably the same.

多個第一扇形塊沿周向均勻設置在中心圓板和第一連接環之間。A plurality of first sector blocks are evenly arranged in the circumferential direction between the central circular plate and the first connecting ring.

當製程條件在中能條件(medium beam voltage中束電壓)下時,如圖1b所示,第一製程結束後,晶圓3表面的蝕刻速率為中能中心區域32a和中能邊緣區域32c均較低,而中能中間區域32b的蝕刻速率較高。因此,在中能製程條件下,第二擋板2應對中能中心區域32a和中能邊緣區域32c進行二次蝕刻,擋板可選擇圖7c和圖7d所示的兩種優選樣式。When the process conditions are under medium energy conditions (medium beam voltage), as shown in Figure 1b, after the first process is completed, the etching rate on the surface of wafer 3 is equal to the medium energy central area 32a and the medium energy edge area 32c. is lower, while the etch rate of the medium-energy middle region 32b is higher. Therefore, under medium-energy process conditions, the second baffle 2 should be etched twice for the medium-energy central area 32a and the medium-energy edge area 32c. The baffle can choose two preferred styles as shown in Figure 7c and Figure 7d.

在如圖7c所示的實施例中,第二擋板包括第二連接環22a和多個第二扇形塊22b。In the embodiment shown in Figure 7c, the second baffle includes a second connecting ring 22a and a plurality of second sectors 22b.

第二連接環的內徑優選大於中能邊緣區域32c的外徑,避免對中能邊緣區域32c的遮擋。The inner diameter of the second connecting ring is preferably larger than the outer diameter of the intermediate energy edge region 32c to avoid blocking the intermediate energy edge region 32c.

在本實施例中,第二扇形塊22b可以為三塊。第二扇形塊沿周向均勻佈設在第二連接環的內側,每塊第二扇形塊與第二連接環的內壁面一體設置;相鄰兩塊第二扇形塊之間形成第二扇形間隙22c。In this embodiment, the second sector block 22b may be three blocks. The second sector blocks are evenly arranged on the inside of the second connecting ring along the circumferential direction. Each second sector block is integrally arranged with the inner wall surface of the second connecting ring; a second sector gap 22c is formed between two adjacent second sector blocks. .

每個第二扇形塊的拐角處均優選設置圓弧倒角,從而使得每個第二扇形塊的內弧和外弧基本相當,從而擴大第二扇形間隙的外弧的弧長,從而能儘量減少對中能邊緣區域32c的遮擋,便於二次蝕刻。The corners of each second sector block are preferably provided with arc chamfers, so that the inner arc and the outer arc of each second sector block are basically equal, thereby enlarging the arc length of the outer arc of the second sector gap, so as to maximize the The occlusion of the centering energy edge area 32c is reduced to facilitate secondary etching.

假設在半徑r處,第二扇形塊的弧長為L3,第二扇形間隙的弧長為L4,則L3>L4。Assume that at the radius r, the arc length of the second sector block is L3, and the arc length of the second sector gap is L4, then L3>L4.

第二扇形塊22b的內徑優選與中能中間區域32b的內徑相對應,用於最大程度對中能中間區域32b的離子束進行遮擋。The inner diameter of the second sector block 22b preferably corresponds to the inner diameter of the intermediate energy intermediate region 32b, and is used to shield the ion beam in the intermediate energy intermediate region 32b to the greatest extent.

第二扇形塊22b內的圓心空腔,優選與中能中心區域32a面積相對應,從而對中能中心區域32a進行二次蝕刻。The central cavity in the second sector block 22b preferably corresponds to the area of the medium-energy central region 32a, so that the medium-energy central region 32a is etched twice.

在如圖7d所示的實施例中,第二擋板包括第二連接環22a和多個第二扇形塊22b。In the embodiment shown in Figure 7d, the second baffle includes a second connecting ring 22a and a plurality of second sectors 22b.

在本實施例中,第二扇形塊22b優選為三塊。第二扇形塊沿周向均勻佈設在第二連接環的內側,每塊第二扇形塊均優選通過一個細條形的連接筋22d與第二連接環的內壁面相連接。In this embodiment, the second sector block 22b is preferably three blocks. The second sector-shaped blocks are evenly arranged inside the second connecting ring along the circumferential direction, and each second sector-shaped block is preferably connected to the inner wall surface of the second connecting ring through a thin connecting rib 22d.

連接筋的徑向位置優選與中能邊緣區域32c相對應,徑向長度優選與中能邊緣區域32c相同。連接筋的軸向長度盡可能小,從而使得連接筋所在的環縫空隙儘量大,對中能邊緣區域32c進行二次蝕刻的離子束最大,蝕刻效果好。The radial position of the connecting rib preferably corresponds to the medium energy edge region 32c, and the radial length is preferably the same as the medium energy edge region 32c. The axial length of the connecting rib should be as small as possible, so that the annular gap where the connecting rib is located is as large as possible, the ion beam for secondary etching of the medium-energy edge area 32c is the largest, and the etching effect is good.

相鄰兩塊第二扇形塊之間形成第二扇形間隙22c。第二扇形間隙以及第二扇形塊22b內圓心空腔的設置方式,參照上述實施例。A second sector gap 22c is formed between two adjacent second sector blocks. For the arrangement of the second sector gap and the central cavity in the second sector block 22b, refer to the above embodiment.

當製程條件在高能條件(high beam voltage)下時,如圖1c所示,第一製程結束後,晶圓3表面的蝕刻速率為高能邊緣區域33b最快,由高能邊緣區域向高能中心區域33a逐漸降低。因此,第二擋板2可選擇圖7e和圖7f所示樣式,對中心區域進行二次蝕刻。When the process conditions are under high energy conditions (high beam voltage), as shown in Figure 1c, after the first process is completed, the etching rate on the surface of wafer 3 is the fastest in the high energy edge area 33b, from the high energy edge area to the high energy center area 33a gradually decrease. Therefore, the second baffle 2 can choose the style shown in Figure 7e and Figure 7f to perform a second etching on the central area.

如圖7e所示,第二擋板包括第二圓環板23b和沿第二圓環板周向均勻佈設的倒扇形間隙23c,倒扇形間隙的弧長大端朝向第二圓環板的圓形空腔。As shown in Figure 7e, the second baffle plate includes a second annular plate 23b and an inverted fan-shaped gap 23c evenly distributed along the circumferential direction of the second annular plate. The arc length end of the inverted fan-shaped gap faces the circular shape of the second annular plate. Cavity.

在如圖7f所示的實施例中,第二擋板為第一圓環板。In the embodiment shown in Figure 7f, the second baffle is a first annular plate.

在進行第二製程時,除單獨利用第二擋板2外,本申請還可根據情況將第一擋板1和第二擋板2組合工作,以滿足蝕刻均勻性要求。利用兩個擋板進行遮擋,可以針對更多情況進行蝕刻,以滿足整體蝕刻均勻性需求。When performing the second process, in addition to using the second baffle 2 alone, the present application can also combine the first baffle 1 and the second baffle 2 according to the situation to meet the etching uniformity requirements. By using two baffles for shielding, more situations can be etched to meet the overall etching uniformity requirements.

如圖8a所示,當邊緣區蝕刻速率較慢時,在進行第二製程時,可以由第一擋板1單獨作用,對其他區域的電漿密度進行遮擋,僅對邊緣進行蝕刻,以滿足整體蝕刻均勻性。As shown in Figure 8a, when the etching rate in the edge area is slow, during the second process, the first baffle 1 can act alone to block the plasma density in other areas, and only etch the edge to meet the requirements. Overall etch uniformity.

如圖8b所示,當邊緣和中心區域的蝕刻速率較快,中間出現一環狀區域蝕刻速率較慢時,可以利用兩個擋板,對環狀區域進行二次蝕刻(見圖中陰影區)。As shown in Figure 8b, when the etching rate in the edge and center areas is fast and a ring-shaped area in the middle has a slow etching rate, two baffles can be used to etch the ring area twice (see the shaded area in the figure) ).

本申請利用第二擋板2進行二次蝕刻,可以提高晶圓成品的整體蝕刻均勻性,增加晶圓的利用率。This application uses the second baffle 2 to perform secondary etching, which can improve the overall etching uniformity of the finished wafer and increase the utilization rate of the wafer.

以上詳細描述了本申請的優選實施方式,但是,本申請並不限於上述實施方式中的具體細節,在本申請的技術構思範圍內,可以對本申請的技術方案進行多種等同變換,這些等同變換均屬於本申請的保護範圍。The preferred embodiments of the present application have been described in detail above. However, the present application is not limited to the specific details in the above-mentioned embodiments. Within the scope of the technical concept of the present application, various equivalent transformations can be made to the technical solutions of the present application. These equivalent transformations are all It falls within the protection scope of this application.

1:第一擋板 2:第二擋板 21a:中心圓板 21b:第一扇形塊 21c:第一扇形間隙 21d:第一連接環 22a:第二連接環 22b:第二扇形塊 22c:第二扇形間隙 22d:連接筋 23a:第一圓環板 23b:第二圓環板 23c:倒扇形間隙 3:晶圓 31a:低能中心區域 31b:低能邊緣區域 32a:中能中心區域 32b:中能中間區域 32c:中能邊緣區域 33a:高能中心區域 33b:高能邊緣區域 4:電極 5:離子源 6:第二擋板驅動裝置 61:第一擋板驅動裝置 7:第二擋板限位裝置 71:第一擋板限位裝置 8:蝕刻反應腔 1: First baffle 2:Second baffle 21a: Center circular plate 21b: First sector block 21c: First sector gap 21d: First connecting ring 22a: Second connecting ring 22b: Second sector block 22c: Second sector gap 22d: Connecting ribs 23a: First ring plate 23b: Second ring plate 23c: Inverted sector gap 3:wafer 31a: Low energy central area 31b: Low energy edge region 32a: Medium energy center area 32b: Middle energy intermediate region 32c: Medium energy edge area 33a: High energy center area 33b: High energy edge region 4:Electrode 5:Ion source 6: Second baffle driving device 61: First baffle driving device 7: Second baffle limiter 71: First baffle limiting device 8: Etching reaction chamber

圖1a-1c顯示了現有技術的不同蝕刻工況下的晶圓表面蝕刻速率均勻性示意圖,其中,圖1a、圖1b和圖1c分別顯示了低能工況、中能工況和高能工況下的晶圓表面蝕刻速率均勻性示意圖。 圖2顯示了本申請一實施例的離子蝕刻系統的整體結構示意圖。 圖3顯示了本申請一實施例的晶圓未達到蝕刻位置時兩塊擋板的狀態示意圖。 圖4顯示了本申請一實施例的第一次蝕刻時兩塊擋板的狀態示意圖。 圖5顯示了本申請一實施例的第二次蝕刻時兩塊擋板的狀態示意圖。 圖6顯示了本申請一實施例的第一擋板的結構示意圖。 圖7a-7f顯示了本申請一實施例的第二擋板的結構示意圖,其中,圖7a和圖7b顯示了低能工況下第二擋板的兩種實例圖;圖7c和圖7d顯示了中能工況下第二擋板的兩種實例圖;圖7e和圖7f顯示了高能工況下第二擋板的兩種實例圖。 圖8a-8b顯示了本申請一實施例的兩塊擋板配合進行第二次蝕刻的狀態示意圖,其中,圖8a和圖8b分別顯示了兩種配合實例圖。 圖9顯示了兩塊擋板配合進行晶圓蝕刻的流程示意圖。 Figures 1a-1c show schematic diagrams of wafer surface etching rate uniformity under different etching conditions in the prior art. Figures 1a, 1b and 1c respectively show the wafer surface etching rate uniformity under low energy conditions, medium energy conditions and high energy conditions. Schematic diagram of wafer surface etch rate uniformity. Figure 2 shows a schematic diagram of the overall structure of an ion etching system according to an embodiment of the present application. FIG. 3 shows a schematic diagram of the state of two baffles when the wafer has not reached the etching position according to an embodiment of the present application. Figure 4 shows a schematic diagram of the state of two baffles during the first etching according to an embodiment of the present application. Figure 5 shows a schematic diagram of the state of two baffles during the second etching according to an embodiment of the present application. Figure 6 shows a schematic structural diagram of the first baffle according to an embodiment of the present application. Figures 7a-7f show a schematic structural diagram of the second baffle according to an embodiment of the present application. Figures 7a and 7b show two example diagrams of the second baffle under low energy conditions; Figures 7c and 7d show Two example diagrams of the second baffle under medium-energy working conditions; Figure 7e and Figure 7f show two example diagrams of the second baffle under high-energy working conditions. Figures 8a-8b show a schematic diagram of the state in which two baffles cooperate for the second etching according to an embodiment of the present application. Figures 8a and 8b respectively show two examples of cooperation. Figure 9 shows a schematic flow diagram of two baffles cooperating for wafer etching.

1:第一擋板 1: First baffle

2:第二擋板 2:Second baffle

5:離子源 5:Ion source

6:第二擋板驅動裝置 6: Second baffle driving device

61:第一擋板驅動裝置 61: First baffle driving device

7:第二擋板限位裝置 7: Second baffle limiter

71:第一擋板限位裝置 71: First baffle limiting device

8:蝕刻反應腔 8: Etching reaction chamber

Claims (8)

一種改善蝕刻均勻性的雙擋板裝置,包括安裝在蝕刻反應腔內的第一擋板和第二擋板;其中,所述第一擋板為整圓板,能在第一擋板驅動裝置的作用下,對離子源產生的離子束進行全遮擋;晶圓採用兩次蝕刻,第一次蝕刻為無擋板遮擋下的蝕刻,第二次蝕刻為採用所述第二擋板遮擋的蝕刻;所述第二擋板的結構根據蝕刻工況進行選擇,能在第二擋板驅動裝置的作用下,對所述第一次蝕刻時的所述晶圓的表面的蝕刻速率快的區域進行遮擋,使得所述晶圓的所述表面的所述蝕刻速率保持一致,其中所述蝕刻工況包括低能工況、中能工況和高能工況,且當所述蝕刻工況為高能工況時,所述第二擋板為第一圓環板。 A double baffle device for improving etching uniformity, including a first baffle and a second baffle installed in an etching reaction chamber; wherein the first baffle is a full circular plate that can be driven by the first baffle driving device Under the action of ; The structure of the second baffle is selected according to the etching working conditions, and under the action of the second baffle driving device, the area of the surface of the wafer with a fast etching rate during the first etching can be Shield, so that the etching rate of the surface of the wafer remains consistent, wherein the etching working conditions include low energy working conditions, medium energy working conditions and high energy working conditions, and when the etching working conditions are high energy working conditions When, the second baffle is a first annular plate. 如請求項1所述的雙擋板裝置,其中,當所述蝕刻工況為所述低能工況時,所述第二擋板包括中心圓板和沿所述中心圓板的周向均勻佈設的多個第一扇形塊,其中,所述中心圓板用於遮擋所述晶圓的所述表面的所述蝕刻速率快的低能中心區域。 The double baffle device according to claim 1, wherein when the etching working condition is the low energy working condition, the second baffle includes a central circular plate and is evenly arranged along the circumferential direction of the central circular plate. A plurality of first sector blocks, wherein the central circular plate is used to block the low-energy central area of the surface of the wafer where the etching rate is fast. 如請求項2所述的雙擋板裝置,其中,相鄰兩個第一扇形塊之間形成第一扇形間隙,在半徑r處,所述第一扇形塊的弧長為L1,所述第一扇形間隙的弧長為L2,其中L1<L2。 The double baffle device according to claim 2, wherein a first sector gap is formed between two adjacent first sector blocks, and at the radius r, the arc length of the first sector block is L1, and the arc length of the first sector block is L1, and the arc length of the first sector block is L1. The arc length of a sector gap is L2, where L1<L2. 如請求項2所述的雙擋板裝置,其中,所述第二擋板還包括同心套設在所述中心圓板的外周的第一連接環,所述多個 第一扇形塊沿周向均勻設置在所述中心圓板和所述第一連接環之間。 The double baffle device according to claim 2, wherein the second baffle further includes a first connecting ring concentrically sleeved on the outer periphery of the central circular plate, and the plurality of The first sector block is evenly arranged between the central circular plate and the first connecting ring along the circumferential direction. 如請求項1所述的雙擋板裝置,其中,當所述蝕刻工況為中能工況時,所述第二擋板包括第二連接環和多個第二扇形塊;所述多個第二扇形塊沿周向均勻佈設在所述第二連接環的內側,每塊所述第二扇形塊直接或通過連接筋與所述第二連接環的內壁面相連接;相鄰兩塊第二扇形塊之間形成第二扇形間隙。 The double baffle device according to claim 1, wherein when the etching working condition is a medium energy working condition, the second baffle plate includes a second connecting ring and a plurality of second sector blocks; The second sector-shaped blocks are evenly arranged inside the second connecting ring along the circumferential direction, and each second sector-shaped block is connected to the inner wall surface of the second connecting ring directly or through connecting ribs; two adjacent second sector-shaped blocks are connected to the inner wall of the second connecting ring directly or through connecting ribs. A second sector-shaped gap is formed between the two sector-shaped blocks. 如請求項5所述的雙擋板裝置,其中,在半徑r處,所述第二扇形塊的弧長為L3,所述第二扇形間隙的弧長為L4,其中L3>L4。 The double baffle device according to claim 5, wherein at the radius r, the arc length of the second sector block is L3, and the arc length of the second sector gap is L4, where L3>L4. 如請求項5所述的雙擋板裝置,其中,每個所述第二扇形塊的拐角均為圓弧倒角。 The double baffle device according to claim 5, wherein the corners of each second sector block are arc chamfered. 如請求項1所述的雙擋板裝置,其中,當所述蝕刻工況為高能工況時,所述第二擋板包括第二圓環板和沿所述第二圓環板的周向均勻佈設的倒扇形間隙,所述倒扇形間隙的弧長大的一端朝向所述第二圓環板的圓形空腔。The double baffle device according to claim 1, wherein when the etching working condition is a high-energy working condition, the second baffle plate includes a second annular plate and a second baffle plate along the circumferential direction of the second annular plate. Inverted fan-shaped gaps are evenly arranged, and the long arc end of the inverted fan-shaped gaps faces the circular cavity of the second annular plate.
TW110146799A 2021-01-04 2021-12-14 A double-baffle device for improving a uniformity of etching TWI819432B (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN202110002167.1A CN114724913A (en) 2021-01-04 2021-01-04 Double-baffle device for improving etching uniformity
CN202110002167.1 2021-01-04

Publications (2)

Publication Number Publication Date
TW202228179A TW202228179A (en) 2022-07-16
TWI819432B true TWI819432B (en) 2023-10-21

Family

ID=82234041

Family Applications (1)

Application Number Title Priority Date Filing Date
TW110146799A TWI819432B (en) 2021-01-04 2021-12-14 A double-baffle device for improving a uniformity of etching

Country Status (4)

Country Link
KR (1) KR20230118172A (en)
CN (1) CN114724913A (en)
TW (1) TWI819432B (en)
WO (1) WO2022143121A1 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN116623184A (en) * 2023-07-19 2023-08-22 西安精谐科技有限责任公司 Ion beam etching tool and ion beam etching trimming method for hemispherical harmonic oscillator
CN116779412B (en) * 2023-08-25 2023-11-24 江苏鲁汶仪器股份有限公司 Ion source baffle device and ion beam etching machine
CN116959947B (en) * 2023-09-21 2023-12-08 青禾晶元(天津)半导体材料有限公司 Plasma etching device and method for etching carbon film

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI445040B (en) * 2011-10-19 2014-07-11
CN109411323A (en) * 2015-04-17 2019-03-01 朗姆研究公司 A kind of plasma chamber and plasma system
CN109935513A (en) * 2019-03-29 2019-06-25 江苏鲁汶仪器有限公司 Ion beam etching system
CN110047724A (en) * 2019-04-22 2019-07-23 江苏鲁汶仪器有限公司 A kind of ion beam etching dual-layered baffle plate
CN110571120A (en) * 2019-09-17 2019-12-13 江苏鲁汶仪器有限公司 Ion source etching chamber with cleaning equipment and ion beam cleaning method
US20200135499A1 (en) * 2018-10-26 2020-04-30 Applied Materials, Inc. Side storage pods, equipment front end modules, and methods for operating equipment front end modules
CN211062693U (en) * 2019-12-05 2020-07-21 德淮半导体有限公司 Etching equipment

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN207503916U (en) * 2017-07-21 2018-06-15 武汉新芯集成电路制造有限公司 A kind of radical occlusion device and etching machine bench
US11615946B2 (en) * 2018-07-31 2023-03-28 Taiwan Semiconductor Manufacturing Co., Ltd. Baffle plate for controlling wafer uniformity and methods for making the same
CN211208386U (en) * 2019-11-29 2020-08-07 长春百纳光电子产品有限公司 Correcting device for ion beam processing

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI445040B (en) * 2011-10-19 2014-07-11
CN109411323A (en) * 2015-04-17 2019-03-01 朗姆研究公司 A kind of plasma chamber and plasma system
US20200135499A1 (en) * 2018-10-26 2020-04-30 Applied Materials, Inc. Side storage pods, equipment front end modules, and methods for operating equipment front end modules
CN109935513A (en) * 2019-03-29 2019-06-25 江苏鲁汶仪器有限公司 Ion beam etching system
CN110047724A (en) * 2019-04-22 2019-07-23 江苏鲁汶仪器有限公司 A kind of ion beam etching dual-layered baffle plate
CN110571120A (en) * 2019-09-17 2019-12-13 江苏鲁汶仪器有限公司 Ion source etching chamber with cleaning equipment and ion beam cleaning method
CN211062693U (en) * 2019-12-05 2020-07-21 德淮半导体有限公司 Etching equipment

Also Published As

Publication number Publication date
CN114724913A (en) 2022-07-08
WO2022143121A1 (en) 2022-07-07
KR20230118172A (en) 2023-08-10
TW202228179A (en) 2022-07-16

Similar Documents

Publication Publication Date Title
TWI819432B (en) A double-baffle device for improving a uniformity of etching
EP0148504B2 (en) Method and apparatus for sputtering
US5702573A (en) Method and apparatus for improved low pressure collimated magnetron sputter deposition of metal films
JP3210105U (en) Universal process kit
WO2019062573A1 (en) Process chamber and capacitively coupled plasma apparatus
JPH021909B2 (en)
TWI844851B (en) Wafer processing deposition shielding components
JPH073450A (en) Magnetron sputtering source for low-pressure operation
JP2012512324A (en) Chamber shield for vacuum physical vapor deposition
JPS6272121A (en) Semiconductor treating device
JP7496438B2 (en) Ion source baffle, ion etching apparatus and method of use
JP2912864B2 (en) Magnetron unit for sputtering equipment
TWI727477B (en) Reaction chamber and semiconductor processing equipment
JP2003027225A (en) Sputtering target and sputtering system
JPS63282263A (en) Magnetron sputtering device
WO2021259133A1 (en) Stopper for ion beam etching chamber
JPS61231170A (en) Planar penning magnetron sputtering apparatus
JP2019532173A (en) Pulse shape controller for sputtering source
JP2002294441A (en) Bias sputtering apparatus
JP3037848B2 (en) Plasma generating apparatus and plasma generating method
JPS6366909B2 (en)
JP2019529706A (en) One oxide metal deposition chamber
JPH0732148B2 (en) Reactive spa etching method
JPS59208727A (en) Plasma etching apparatus
JP2024504272A (en) Substrate processing method and apparatus using improved shield configuration