TWI799907B - 微電子裝置、相關電子系統以及形成微電子裝置之方法 - Google Patents
微電子裝置、相關電子系統以及形成微電子裝置之方法 Download PDFInfo
- Publication number
- TWI799907B TWI799907B TW110124280A TW110124280A TWI799907B TW I799907 B TWI799907 B TW I799907B TW 110124280 A TW110124280 A TW 110124280A TW 110124280 A TW110124280 A TW 110124280A TW I799907 B TWI799907 B TW I799907B
- Authority
- TW
- Taiwan
- Prior art keywords
- microelectronic devices
- methods
- electronic systems
- related electronic
- forming
- Prior art date
Links
- 238000004377 microelectronic Methods 0.000 title 2
- 238000000034 method Methods 0.000 title 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/20—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels
- H10B41/23—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
- H10B41/27—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/20—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels
- H10B43/23—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
- H10B43/27—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/40—EEPROM devices comprising charge-trapping gate insulators characterised by the peripheral circuit region
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05647—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/07—Structure, shape, material or disposition of the bonding areas after the connecting process
- H01L2224/08—Structure, shape, material or disposition of the bonding areas after the connecting process of an individual bonding area
- H01L2224/081—Disposition
- H01L2224/0812—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
- H01L2224/08135—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding the bonding area connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/08145—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding the bonding area connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/80001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
- H01L2224/802—Applying energy for connecting
- H01L2224/80201—Compression bonding
- H01L2224/80203—Thermocompression bonding, e.g. diffusion bonding, pressure joining, thermocompression welding or solid-state welding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/80001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
- H01L2224/808—Bonding techniques
- H01L2224/80894—Direct bonding, i.e. joining surfaces by means of intermolecular attracting interactions at their interfaces, e.g. covalent bonds, van der Waals forces
- H01L2224/80895—Direct bonding, i.e. joining surfaces by means of intermolecular attracting interactions at their interfaces, e.g. covalent bonds, van der Waals forces between electrically conductive surfaces, e.g. copper-copper direct bonding, surface activated bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/80001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
- H01L2224/808—Bonding techniques
- H01L2224/80894—Direct bonding, i.e. joining surfaces by means of intermolecular attracting interactions at their interfaces, e.g. covalent bonds, van der Waals forces
- H01L2224/80896—Direct bonding, i.e. joining surfaces by means of intermolecular attracting interactions at their interfaces, e.g. covalent bonds, van der Waals forces between electrically insulating surfaces, e.g. oxide or nitride layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06524—Electrical connections formed on device or on substrate, e.g. a deposited or grown layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06541—Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/07—Structure, shape, material or disposition of the bonding areas after the connecting process
- H01L24/08—Structure, shape, material or disposition of the bonding areas after the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
- H01L2924/143—Digital devices
- H01L2924/1431—Logic devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
- H01L2924/143—Digital devices
- H01L2924/1434—Memory
- H01L2924/145—Read-only memory [ROM]
- H01L2924/1451—EPROM
- H01L2924/14511—EEPROM
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Semiconductor Memories (AREA)
- Non-Volatile Memory (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/932,098 | 2020-07-17 | ||
US16/932,098 US11587919B2 (en) | 2020-07-17 | 2020-07-17 | Microelectronic devices, related electronic systems, and methods of forming microelectronic devices |
Publications (2)
Publication Number | Publication Date |
---|---|
TW202218127A TW202218127A (zh) | 2022-05-01 |
TWI799907B true TWI799907B (zh) | 2023-04-21 |
Family
ID=79292801
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW110124280A TWI799907B (zh) | 2020-07-17 | 2021-07-01 | 微電子裝置、相關電子系統以及形成微電子裝置之方法 |
Country Status (4)
Country | Link |
---|---|
US (2) | US11587919B2 (zh) |
CN (1) | CN115956293A (zh) |
TW (1) | TWI799907B (zh) |
WO (1) | WO2022015466A1 (zh) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11545456B2 (en) | 2020-08-13 | 2023-01-03 | Micron Technology, Inc. | Microelectronic devices, electronic systems having a memory array region and a control logic region, and methods of forming microelectronic devices |
US11417676B2 (en) | 2020-08-24 | 2022-08-16 | Micron Technology, Inc. | Methods of forming microelectronic devices and memory devices, and related microelectronic devices, memory devices, and electronic systems |
US11825658B2 (en) | 2020-08-24 | 2023-11-21 | Micron Technology, Inc. | Methods of forming microelectronic devices and memory devices |
US11751408B2 (en) | 2021-02-02 | 2023-09-05 | Micron Technology, Inc. | Methods of forming microelectronic devices, and related microelectronic devices, memory devices, and electronic systems |
US11984165B2 (en) * | 2022-05-24 | 2024-05-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Memory device with reduced area |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW201209842A (en) * | 2010-05-25 | 2012-03-01 | Samsung Electronics Co Ltd | 3D semiconductor device |
KR20120053232A (ko) * | 2010-11-17 | 2012-05-25 | 에스케이하이닉스 주식회사 | 낸드 플래시 메모리 장치 및 그 동작 방법 |
KR20120064482A (ko) * | 2010-12-09 | 2012-06-19 | 삼성전자주식회사 | 고속 동작 및 저전력 소모 특성을 갖는 비휘발성 반도체 메모리 장치 |
US20120217730A1 (en) * | 2011-02-28 | 2012-08-30 | Fuji Jukogyo Kabushiki Kaisha | Occupant protection apparatus and occupant protection method |
TW201322415A (zh) * | 2011-10-03 | 2013-06-01 | Invensas Corp | 用於無窗之導線結合總成之短線最小化 |
US20190043879A1 (en) * | 2017-03-08 | 2019-02-07 | Yangtze Memory Technologies Co., Ltd. | Through array contact structure of three-dimensional memory device |
US20190043836A1 (en) * | 2018-06-18 | 2019-02-07 | Intel Corporation | Three-dimensional (3d) memory with shared control circuitry using wafer-to-wafer bonding |
US20190043868A1 (en) * | 2018-06-18 | 2019-02-07 | Intel Corporation | Three-dimensional (3d) memory with control circuitry and array in separately processed and bonded wafers |
US20210217730A1 (en) * | 2020-01-14 | 2021-07-15 | Micron Technology, Inc. | Methods of forming microelectronic devices, and related microelectronic devices and electronic systems |
Family Cites Families (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3844930B2 (ja) | 2000-02-09 | 2006-11-15 | 株式会社東芝 | 不揮発性半導体記憶装置 |
US20030113669A1 (en) | 2001-12-19 | 2003-06-19 | Jao-Chin Cheng | Method of fabricating passive device on printed circuit board |
US7098069B2 (en) | 2002-01-24 | 2006-08-29 | Semiconductor Energy Laboratory Co., Ltd. | Light emitting device, method of preparing the same and device for fabricating the same |
US7372091B2 (en) | 2004-01-27 | 2008-05-13 | Micron Technology, Inc. | Selective epitaxy vertical integrated circuit components |
US8324725B2 (en) | 2004-09-27 | 2012-12-04 | Formfactor, Inc. | Stacked die module |
KR100609576B1 (ko) | 2004-10-05 | 2006-08-09 | 에스티마이크로일렉트로닉스 엔.브이. | 플래쉬 메모리 소자의 블럭 스위치 |
WO2008063251A2 (en) | 2006-07-31 | 2008-05-29 | Metaram, Inc. | Memory circuit system and method |
EP1750278B1 (en) | 2005-07-28 | 2009-11-11 | STMicroelectronics S.r.l. | Method of programming a four-level flash memory device and a related page buffer |
JP4299848B2 (ja) | 2006-08-09 | 2009-07-22 | エルピーダメモリ株式会社 | 半導体記憶装置 |
KR100773400B1 (ko) | 2006-10-26 | 2007-11-05 | 삼성전자주식회사 | 멀티 비트 플래시 메모리 장치 |
KR20090072399A (ko) | 2007-12-28 | 2009-07-02 | 삼성전자주식회사 | 3차원 메모리 장치 |
US8625322B2 (en) | 2010-12-14 | 2014-01-07 | Sandisk 3D Llc | Non-volatile memory having 3D array of read/write elements with low current structures and methods thereof |
US8482955B2 (en) | 2011-02-25 | 2013-07-09 | Micron Technology, Inc. | Resistive memory sensing methods and devices |
US9230987B2 (en) | 2014-02-20 | 2016-01-05 | Sandisk Technologies Inc. | Multilevel memory stack structure and methods of manufacturing the same |
KR102358302B1 (ko) | 2015-05-21 | 2022-02-04 | 삼성전자주식회사 | 수직형 낸드 플래시 메모리 소자 및 그 제조 방법 |
US9653617B2 (en) | 2015-05-27 | 2017-05-16 | Sandisk Technologies Llc | Multiple junction thin film transistor |
US9530790B1 (en) | 2015-12-24 | 2016-12-27 | Sandisk Technologies Llc | Three-dimensional memory device containing CMOS devices over memory stack structures |
US10318168B2 (en) | 2017-06-19 | 2019-06-11 | Micron Technology, Inc. | Apparatuses and methods for simultaneous in data path compute operations |
CN110291586B (zh) * | 2019-05-17 | 2020-10-30 | 长江存储科技有限责任公司 | 具有静态随机存取存储器的三维存储器件的高速缓存程序操作 |
US11563018B2 (en) | 2020-06-18 | 2023-01-24 | Micron Technology, Inc. | Microelectronic devices, and related methods, memory devices, and electronic systems |
US11557569B2 (en) | 2020-06-18 | 2023-01-17 | Micron Technology, Inc. | Microelectronic devices including source structures overlying stack structures, and related electronic systems |
US11699652B2 (en) | 2020-06-18 | 2023-07-11 | Micron Technology, Inc. | Microelectronic devices and electronic systems |
US11335602B2 (en) | 2020-06-18 | 2022-05-17 | Micron Technology, Inc. | Methods of forming microelectronic devices, and related microelectronic devices and electronic systems |
US11705367B2 (en) | 2020-06-18 | 2023-07-18 | Micron Technology, Inc. | Methods of forming microelectronic devices, and related microelectronic devices, memory devices, electronic systems, and additional methods |
US11380669B2 (en) | 2020-06-18 | 2022-07-05 | Micron Technology, Inc. | Methods of forming microelectronic devices |
-
2020
- 2020-07-17 US US16/932,098 patent/US11587919B2/en active Active
-
2021
- 2021-06-18 CN CN202180049876.3A patent/CN115956293A/zh active Pending
- 2021-06-18 WO PCT/US2021/038092 patent/WO2022015466A1/en active Application Filing
- 2021-07-01 TW TW110124280A patent/TWI799907B/zh active
-
2022
- 2022-12-28 US US18/147,342 patent/US12080700B2/en active Active
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW201209842A (en) * | 2010-05-25 | 2012-03-01 | Samsung Electronics Co Ltd | 3D semiconductor device |
KR20120053232A (ko) * | 2010-11-17 | 2012-05-25 | 에스케이하이닉스 주식회사 | 낸드 플래시 메모리 장치 및 그 동작 방법 |
KR20120064482A (ko) * | 2010-12-09 | 2012-06-19 | 삼성전자주식회사 | 고속 동작 및 저전력 소모 특성을 갖는 비휘발성 반도체 메모리 장치 |
US20120217730A1 (en) * | 2011-02-28 | 2012-08-30 | Fuji Jukogyo Kabushiki Kaisha | Occupant protection apparatus and occupant protection method |
TW201322415A (zh) * | 2011-10-03 | 2013-06-01 | Invensas Corp | 用於無窗之導線結合總成之短線最小化 |
US20190043879A1 (en) * | 2017-03-08 | 2019-02-07 | Yangtze Memory Technologies Co., Ltd. | Through array contact structure of three-dimensional memory device |
US20190043836A1 (en) * | 2018-06-18 | 2019-02-07 | Intel Corporation | Three-dimensional (3d) memory with shared control circuitry using wafer-to-wafer bonding |
US20190043868A1 (en) * | 2018-06-18 | 2019-02-07 | Intel Corporation | Three-dimensional (3d) memory with control circuitry and array in separately processed and bonded wafers |
US20210217730A1 (en) * | 2020-01-14 | 2021-07-15 | Micron Technology, Inc. | Methods of forming microelectronic devices, and related microelectronic devices and electronic systems |
Also Published As
Publication number | Publication date |
---|---|
TW202218127A (zh) | 2022-05-01 |
US12080700B2 (en) | 2024-09-03 |
WO2022015466A1 (en) | 2022-01-20 |
US20230134814A1 (en) | 2023-05-04 |
US20220020736A1 (en) | 2022-01-20 |
US11587919B2 (en) | 2023-02-21 |
CN115956293A (zh) | 2023-04-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP4091195A4 (en) | METHODS FOR FORMING MICROELECTRONIC DEVICES AND RELATED MICROELECTRONIC DEVICES, AND ELECTRONIC SYSTEMS | |
TWI799907B (zh) | 微電子裝置、相關電子系統以及形成微電子裝置之方法 | |
TWI799877B (zh) | 形成微電子裝置之方法及用於微電子裝置之相關基底結構 | |
EP3960011A4 (en) | ELECTRONIC ATOMIZATION DEVICE, ATOMIZATION ASSEMBLY THEREOF AND METHOD OF MANUFACTURING ATOMIZATION ASSEMBLY | |
EP4082308A4 (en) | COOLING SYSTEMS, COOLING STRUCTURES, ELECTRONIC DEVICES, AND METHODS OF MANUFACTURING OR OPERATING COOLING SYSTEMS, COOLING STRUCTURES, AND ELECTRONIC DEVICES | |
EP4070376A4 (en) | METHODS OF FORMING MICROELECTRONIC DEVICES AND RELATED MICROELECTRONIC DEVICES, MEMORY DEVICES AND ELECTRONIC SYSTEMS | |
EP3857608A4 (en) | DEVICE FORMATION METHODS AND ASSOCIATED DEVICES, AND ELECTRONIC SYSTEMS | |
EP4111501A4 (en) | METHODS FOR FORMING MICROELECTRONIC DEVICES, RELATED MICROELECTRONIC DEVICES, AND ELECTRONIC SYSTEMS | |
EP3721468A4 (en) | SYSTEMS AND METHODS FOR INTEGRATED DEVICES ON A MANIPULATED SUBSTRATE | |
EP3963624A4 (en) | COMPLETELY ALIGNED SUBTRACTIVE PROCESSES AND ELECTRONIC DEVICES OBTAINED FROM THEM | |
EP3785020A4 (en) | METAL HALIDE SEMICONDUCTOR OPTICAL AND ELECTRONIC DEVICES AND PROCESSES FOR THEIR MANUFACTURE | |
EP3984203A4 (en) | ELECTRONIC DEVICE WITH EXTERNAL AUDIO, ELECTRONIC DEVICE AND METHOD FOR MANAGING A COMMUNICATION LINK | |
EP4190130A4 (en) | DIELECTRIC SUBSTRATE AND METHOD FOR THE PRODUCTION THEREOF | |
EP3821800A4 (en) | ELECTRONIC CLOTHING TYPE DEVICE AND METHOD OF MANUFACTURE THEREOF | |
EP4209765A4 (en) | NODE AND ELECTRONIC DEVICE | |
EP3779585A4 (en) | SUBSTRATE AND PRODUCTION METHOD THEREOF, AND ELECTRONIC DEVICE | |
EP4122014A4 (en) | MICROELECTRONIC DEVICES WITH STADIUM STRUCTURES AND RELATED STORAGE DEVICES AND ELECTRONIC SYSTEMS | |
EP3963910A4 (en) | VARIABLE GEOFENCE METHOD AND ELECTRONIC DEVICE THEREOF | |
EP3874537A4 (en) | SYSTEMS AND METHODS FOR FABRICATING MICROELECTRONIC DEVICES | |
TWI799936B (zh) | 半導體裝置及形成半導體裝置之方法 | |
TWI799859B (zh) | 半導體裝置及其形成方法 | |
EP3748478A4 (en) | ELECTRONIC SUBSTRATE AND ITS MANUFACTURING PROCESS, AND ELECTRONIC DEVICE | |
EP4187876A4 (en) | METHOD FOR CALLING CAPABILITIES OF OTHER DEVICES, ELECTRONIC DEVICE AND SYSTEM | |
EP4195628A4 (en) | ELECTRONIC DEVICE AND ELECTRONIC DEVICE RESPONSE OPERATING METHOD | |
TWI800378B (zh) | 半導體裝置及其形成方法 |