TWI754023B - Pick-up method, pick-up device, and mounting device - Google Patents
Pick-up method, pick-up device, and mounting device Download PDFInfo
- Publication number
- TWI754023B TWI754023B TW107108652A TW107108652A TWI754023B TW I754023 B TWI754023 B TW I754023B TW 107108652 A TW107108652 A TW 107108652A TW 107108652 A TW107108652 A TW 107108652A TW I754023 B TWI754023 B TW I754023B
- Authority
- TW
- Taiwan
- Prior art keywords
- semiconductor wafer
- transfer plate
- electrostatic transfer
- carrying surface
- charging
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims abstract description 18
- 239000004065 semiconductor Substances 0.000 claims abstract description 180
- 235000012431 wafers Nutrition 0.000 claims abstract description 169
- 239000000758 substrate Substances 0.000 claims description 44
- 230000001678 irradiating effect Effects 0.000 claims description 7
- 230000032258 transport Effects 0.000 claims description 3
- 239000000853 adhesive Substances 0.000 abstract description 8
- 230000001070 adhesive effect Effects 0.000 abstract description 8
- 230000014759 maintenance of location Effects 0.000 abstract 1
- 238000010586 diagram Methods 0.000 description 14
- 230000005611 electricity Effects 0.000 description 10
- 230000003068 static effect Effects 0.000 description 10
- XEEYBQQBJWHFJM-UHFFFAOYSA-N Iron Chemical compound [Fe] XEEYBQQBJWHFJM-UHFFFAOYSA-N 0.000 description 6
- 239000012212 insulator Substances 0.000 description 6
- 238000000059 patterning Methods 0.000 description 4
- 238000000926 separation method Methods 0.000 description 4
- 229910052742 iron Inorganic materials 0.000 description 3
- 229910052751 metal Inorganic materials 0.000 description 3
- 239000002184 metal Substances 0.000 description 3
- 229910052594 sapphire Inorganic materials 0.000 description 3
- 239000010980 sapphire Substances 0.000 description 3
- 239000004743 Polypropylene Substances 0.000 description 2
- 239000004809 Teflon Substances 0.000 description 2
- 229920006362 Teflon® Polymers 0.000 description 2
- 230000002950 deficient Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000009434 installation Methods 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- -1 polypropylene Polymers 0.000 description 2
- 229920001155 polypropylene Polymers 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- 229910052733 gallium Inorganic materials 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/52—Mounting semiconductor bodies in containers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67144—Apparatus for mounting on conductive members, e.g. leadframes or conductors on insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/677—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations
- H01L21/67703—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations between different workstations
- H01L21/67712—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations between different workstations the substrate being handled substantially vertically
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/677—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations
- H01L21/67703—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations between different workstations
- H01L21/67721—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations between different workstations the substrates to be conveyed not being semiconductor wafers or large planar substrates, e.g. chips, lead frames
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6831—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using electrostatic chucks
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K13/00—Apparatus or processes specially adapted for manufacturing or adjusting assemblages of electric components
- H05K13/04—Mounting of components, e.g. of leadless components
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
- Die Bonding (AREA)
- Supply And Installment Of Electrical Components (AREA)
- Wire Bonding (AREA)
Abstract
本發明之課題在於降低黏著力等保持力之影響而可靠性較高地進行半導體晶片之拾取及安裝。具體而言,本發明之拾取方法之特徵在於,其係藉由最表層具有半導體晶片載持面13之靜電轉印板而拾取半導體晶片1之方法,且至少具有以下步驟:帶電步驟,其係於半導體晶片載持面13形成所需之帶電圖案;及拾取步驟,其係自所排列之複數個半導體晶片1中,藉由根據所需之帶電圖案而吸附於半導體晶片載持面13來選擇性地拾取半導體晶片1。The subject of this invention is to reduce the influence of retention force, such as an adhesive force, and to perform pickup and mounting of a semiconductor wafer with high reliability. Specifically, the pickup method of the present invention is characterized in that it is a method of picking up the semiconductor wafer 1 by using an electrostatic transfer plate having a semiconductor wafer carrying surface 13 in the outermost layer, and at least has the following steps: a charging step, which is forming a desired charging pattern on the semiconductor wafer carrying surface 13; and a pick-up step, which is selected from the plurality of semiconductor wafers 1 arranged by being adsorbed on the semiconductor wafer supporting surface 13 according to the required charging pattern The semiconductor wafer 1 is selectively picked up.
Description
本發明係關於一種自所排列之複數個半導體晶片拾取所需之半導體晶片之拾取方法、拾取裝置、及安裝裝置。The present invention relates to a pickup method, a pickup device, and a mounting device for picking up a desired semiconductor wafer from a plurality of arranged semiconductor wafers.
半導體晶片為了降低成本而小型化,且著手用以將小型化之半導體晶片高速、高精度地安裝。尤其對用於顯示器之LED(light-emitting diode,發光二極體),要求將被稱為微LED之50 μm×50 μm以下之LED晶片以數μm之精度高速安裝。 專利文獻1中,記載有如下構成,即,對晶圓上形成為格子狀之半導體晶片照射帶狀之雷射光且針對每1列或複數列一次性轉印至轉印基板200之後,對轉印至轉印基板200之後之複數個半導體晶片照射帶狀之雷射光且針對每1列或複數列一次性轉印至轉印基板300。 先前技術文獻 專利文獻 專利文獻1:日本專利特開2010-161221號公報Semiconductor wafers are miniaturized in order to reduce costs, and it has been attempted to mount the miniaturized semiconductor wafers at high speed and with high precision. In particular, for LEDs (light-emitting diodes) used in displays, LED chips of 50 μm×50 μm or less called micro LEDs are required to be mounted at high speed with an accuracy of several μm.
[發明所欲解決之問題] 然而,專利文獻1所記載之構成存在如下問題,即,於將半導體晶片自一轉印基板轉印(拾取)至另一轉印基板時,有於保持半導體晶片之黏著力等之影響下無法自一轉印基板分離從而無法順利地轉印至另一轉印基板之虞。 本發明之課題在於解決上述問題點,消除黏著力等之影響,且可靠性較高地進行半導體晶片之拾取及安裝。 [解決問題之技術手段] 為解決上述課題,本發明提供一種拾取方法,特徵在於,其係藉由最表層具有半導體晶片載持面之靜電轉印板而拾取半導體晶片之方法,且至少具有以下步驟: 帶電步驟,其係於上述半導體晶片載持面形成所需之帶電圖案;及 拾取步驟,其係自所排列之複數個上述半導體晶片中,藉由根據上述所需之帶電圖案而吸附於上述半導體晶片載持面來選擇性地拾取上述半導體晶片。 根據該構成,由帶電之靜電拾取半導體晶片,以此可消除黏著力等之影響,且可靠性較高地進行半導體晶片之拾取。 亦可設為如下構成,即,上述靜電轉印板具備絕緣層,上述絕緣層之表面為上述半導體晶片載持面,且於上述帶電步驟中,藉由使上述半導體晶片載持面選擇性地接觸或接近施加有高電壓之電極而於上述靜電轉印板之上述半導體晶片載持面形成上述所需之帶電圖案。 根據該構成,可確實地形成所需之帶電圖案。 亦可設為如下構成,即,上述靜電轉印板具備具有光導電性之絕緣層,上述絕緣層之表面為上述半導體晶片載持面, 且上述帶電步驟藉由使上述半導體晶片載持面均勻地帶電之均勻帶電步驟、及 根據上述所需之帶電圖案而對上述半導體晶片載持面照射光能之曝光步驟,而於上述靜電轉印板之上述半導體晶片載持面形成上述所需之帶電圖案。 根據該構成,亦可確實地形成所需之帶電圖案。 又,為解決上述課題,本發明提供一種拾取裝置,特徵在於,其係藉由最表層具有半導體晶片載持面之靜電轉印板而拾取半導體晶片之裝置,且至少具備: 帶電圖案形成裝置,其於上述半導體晶片載持面形成所需之帶電圖案; 載置台,其排列複數個半導體晶片;及 靜電轉印板傳送頭,其將上述靜電轉印板傳送;且 上述靜電轉印板傳送頭將上述靜電轉印板傳送至上述載置台,並根據上述所需之帶電圖案,自排列於上述載置台之複數個上述半導體晶片中選擇性地將上述半導體晶片吸附於上述半導體晶片載持面而拾取。 根據該構成,由帶電之靜電拾取半導體晶片,以此可消除黏著力等之影響,且可靠性較高地進行半導體晶片之拾取。 亦可設為如下構成,即,上述靜電轉印板具備絕緣層,上述絕緣層之表面為上述半導體晶片載持面,上述帶電圖案形成裝置係藉由使施加有電壓之電極選擇性地接觸或接近於上述半導體晶片載持面而將上述所需之帶電圖案形成於上述靜電轉印板之上述半導體晶片載持面。 根據該構成,可確實地形成所需之帶電圖案。 亦可設為如下構成,即,上述絕緣層係具有光導電性者,上述絕緣層之表面為上述半導體晶片載持面,上述帶電圖案形成裝置具有使上述半導體晶片載持面均勻地帶電之均勻帶電裝置、及根據上述所需之帶電圖案而對上述半導體晶片載持面照射光能之曝光裝置。 根據該構成,亦可確實地形成所需之帶電圖案。 亦可設為如下構成,即,將藉由拾取裝置所拾取之上述半導體晶片一次性安裝於基板上。 根據該構成,可消除黏著力等之影響,且可靠性較高地進行被拾取至靜電轉印板之半導體晶片之安裝。 亦可設為如下構成,即,上述半導體晶片係具有50 μm×50 μm以下之投影面積之LED晶片。 根據該構成,可實現高精細之顯示器裝置。 [發明之效果] 藉由本發明之拾取方法、拾取裝置、及安裝裝置而可消除黏著力等之影響,且可靠性較高地進行半導體晶片之拾取及安裝。THE PROBLEM TO BE SOLVED BY THE INVENTION However, the structure described in
[實施例1] 參照圖1~圖5對本發明之實施例1進行說明。圖1係說明本發明之實施例1之載置台帶電步驟及載體基板分離步驟之圖。圖2係說明本發明之實施例1之帶電步驟之圖。圖3係說明本發明之實施例1之拾取步驟之前半之圖。圖4係說明本發明之實施例1之拾取步驟之後半之圖。圖5係說明本發明之實施例1之安裝步驟之圖。 如圖1(b)、圖1(c)所示,於包含藍寶石之載體基板3上成長而形成半導體晶片1,半導體晶片1之與保持於載體基板3之一面相反側之面即另一面露出於外部且形成凸塊2。又,載體基板3具有圓形或四角形,且除包含藍寶石以外亦有包含砷化鎵者。又,將半導體晶片1切割且於載體基板3上以2維排列複數個(數百個~數萬個)。關於被稱為微LED之小型之半導體晶片1,其為50 μm×50 μm以下之尺寸,且以該尺寸加上切割寬度後之間距而排列。要求將此種小型之半導體晶片1高精度(例如,1 μm以下之精度)地安裝於電路基板。對於實施例1之半導體晶片1,事先檢查各半導體晶片1且去除不良之LED晶片。具體而言,照射較下述雷射剝離之情形更強之雷射光,使不良晶片燒毀。 首先,為了將載體基板3及保持於載體基板3之半導體晶片1牢固地保持於載置台50,如圖1(a)所示,執行使載置台50之表面全域帶電之載置台帶電步驟。於載置台帶電步驟中,使載置台帶電裝置60之表面接觸或接近於載置台50之表面全域,施加約1 KV之正電壓70。載置台50包含台51及絕緣體52,上述台51包含鐵等金屬,上述絕緣體52包含設置於台51之與載置台帶電裝置60接觸之側之表面之玻璃。藉由對該載置台50之絕緣體52施加正電壓而使載置台50之表面全域帶電成正電位。 再者,於實施例1中,使載置台50帶電成正電位,但並非必須限定於此,而是能夠適當變更。例如,亦可帶電成負電位。於該情形時,根據帶電序列而由鐵氟龍(註冊商標)或聚丙烯等材料構成絕緣體52即可。 又,於實施例1中,設為如下構成,即,為了使載置台50之表面帶電而使載置台帶電裝置60之表面接觸或接近載置台50之表面全域,但並非必須限定於此,而是能夠適當變更。例如,亦可設為如下構成,即,使用將電暈放電部排列成一行之帶電棒,使該帶電棒與載置台50之表面接觸或接近且朝與電暈放電部之排列方向正交之方向相對於載置台50進行相對移動。藉此可以簡單之構成使載置台50之表面帶電。 其次,去除載置台帶電裝置60之後,藉由未圖示之載體基板傳送頭將一面保持於載體基板3之複數個半導體晶片1之另一面載置於表面帶電之載置台50(參照圖1(b))。藉此,將保持有載體基板3之半導體晶片1之另一面藉由靜電而保持於載置台50。 繼而,執行將半導體晶片1之一面自載體基板3分離之載體基板分離步驟。於實施例1中,藉由未圖示之載體基板分離裝置而對載體基板3以線狀照射包含準分子雷射之雷射光90,使載體基板3或線狀之雷射光90之任一者朝與雷射光90之光線正交之方向相對移動而對載體基板3整體照射雷射光(參照圖1(c))。然後,使由藍寶石構成之載體基板3上之GaN層之一部分分解為Ga與N,將半導體晶片1自載體基板3分離。該方法稱為雷射剝離。分離後之載體基板3可藉由載體基板傳送頭20而去除。 以上,將欲安裝之半導體晶片1保持於載置台50。然後,與載體基板分離步驟並行地執行、或於載體基板分離步驟之後執行帶電步驟,即,藉由最表層具有半導體晶片載持面13之靜電轉印板10而拾取半導體晶片1(參照圖2)。靜電轉印板10具有包含鐵等金屬之板11、及於板11之一側之絕緣層12。於本說明書中,將該絕緣層12之與板11側相反側之表面稱為半導體晶片載持面。於帶電步驟中,使半導體晶片載持面13與帶電圖案形成裝置30接觸或接近而於半導體晶片載持面13形成所需之帶電圖案。 亦即,如圖2所示,帶電圖案形成裝置30具備表面之一部分突出之複數個突出電極部31與未突出之複數個非突出部32。對帶電圖案形成裝置30施加約1 KV之正電壓40,突出電極部31以與排列於載置台50之複數個半導體晶片1中之所需之半導體晶片1之排列間距相應之間距而2維地(亦朝圖2之深度方向)突出。由靜電轉印板傳送頭20將靜電轉印板10真空吸附並保持,使該帶電圖案形成裝置30之突出電極部31之前端部接觸或接近靜電轉印板10之半導體晶片載持面13。 然後,藉由施加至帶電圖案形成裝置30之突出電極部31之高電壓而使靜電轉印板10中之與突出電極部31接觸之半導體晶片載持面13之部分帶有正電位。亦即,使與帶電圖案形成裝置30中之形成有突出電極部31之所需區域接觸之靜電轉印板10之半導體晶片載持面13帶有正電位而形成所需之帶電圖案。此時,實際上除與突出電極部31接觸之部分之外,有使周圍之微小區域帶電之情形,故亦可以接觸較所需區域小之面積之方式構成突出電極部31。 亦即,於帶電步驟中,對於靜電轉印板10之半導體晶片載持面13,藉由以使施加有電壓之突出電極31與所需區域接觸、且使施加有電壓之突出電極31不與所需區域以外之區域接觸之方式形成有非突出部32之帶電圖案形成裝置30而形成所需之帶電圖案。 再者,於實施例1中,構成為使靜電轉印板10之半導體晶片載持面13接觸或接近具備複數個突出電極部31與複數個非突出部32之帶電圖案形成裝置30而形成所需之帶電圖案,但並非必須限定於此,而是能夠適當變更。例如,亦可構成為使單一之電極部一面移動一面與靜電轉印板10之絕緣層12接觸或接近而形成所需之帶電圖案。即,於帶電步驟中,藉由使絕緣層12選擇性地接觸或接近施加有高電壓之電極而形成所需之帶電圖案即可。 又,於實施例1中,構成為以拾取複數個半導體晶片1之方式形成所需之帶電圖案,但並非必須限定於此,而是能夠適當變更。例如,亦可構成為以拾取一個半導體晶片1之方式形成所需之帶電圖案。 進而,於實施例1中,使靜電轉印板10帶電成正電位,但並非必須限定於此,而是能夠適當變更。例如,亦可帶電成負電位。於該情形時,根據帶電序列而由鐵氟龍(註冊商標)或聚丙烯等材料構成絕緣層12即可。 其次,使靜電轉印板10與載置台50上之半導體晶片1重疊接觸且拾取,但於即將執行此動作之前對載置台50之表面所帶之電位進行去靜電。去靜電可藉由對載置台50進行光放電或AC(Alternating Current,交流)去靜電等進行。去靜電後,亦有藉由靜電而保持於載置台50之半導體晶片1跳躍之情形,故於即將藉由靜電轉印板10拾取之前進行去靜電。 然後,執行拾取步驟,於所排列之複數個上述半導體晶片中,藉由根據所需之帶電圖案而吸附於半導體晶片載持面13來選擇性地拾取半導體晶片。即,對帶電成所需之帶電圖案之靜電轉印板10而言,靜電轉印板傳送頭20將其吸附且傳送至載置於載置台50之半導體晶片1(參照圖3(a)),靜電轉印板10之帶電成所需之帶電圖案之半導體晶片載持面13選擇性地與半導體晶片1以重疊之方式接觸(參照圖3(b))。然後,隨著靜電轉印板傳送頭20自載置台50分離,靜電轉印板10亦自載置台50分離。此時,於靜電轉印板10上,藉由靜電而吸附且拾取對應於所需之帶電圖案之複數個半導體晶片1(參照圖4)。 此處,只要根據所需之帶電圖案而拾取,則無需自載置台50上之半導體晶片1之集合之特定之位置進行拾取,而是自任何部分拾取均可。 於實施例1中,藉由選擇性地拾取與基板上之安裝之間距及排列數相當之半導體晶片1而可效率良好地移行至下述安裝步驟。 再者,於實施例1中,構成為於拾取步驟之前對載置台50之表面所帶有之電位進行去靜電,但並非必須限定於此,而是能夠適當變更。例如,亦可構成為使載置台50之表面維持帶電之狀態,於帶電步驟中使靜電轉印板10之半導體晶片載持面13帶有較載置台50所帶之電位高之電位(例如,2 KV左右)而執行拾取步驟。藉此,無需對載置台50之表面所帶之電位進行去靜電,並且可容易地拾取半導體晶片1。 其次,執行安裝步驟而將保持於靜電轉印板10之半導體晶片1安裝於基板80。即,將靜電轉印板傳送頭20吸附靜電轉印板10並傳送至基板80而將保持於靜電轉印板10之半導體晶片1安裝於基板80。於安裝時係藉由將半導體晶片1之凸塊2與基板80之電極實施金屬接合而進行(參照圖5(a))。然後,靜電轉印板傳送頭20解除真空吸附而自靜電轉印板10分離,藉此靜電轉印板10與半導體晶片1殘留於基板80,安裝步驟完成。亦即,靜電轉印板傳送頭20將被靜電轉印板10所拾取之半導體晶片1與靜電轉印板10一同安裝。 其後,視需要可進行靜電轉印板10之去靜電,將靜電轉印板10自半導體晶片1去除。去靜電可藉由對靜電轉印板10實施光放電或AC去靜電等而進行。又,由於半導體晶片1與基板接合,故若靜電轉印板10之帶電較輕微,則即便不去靜電亦可由靜電轉印板傳送頭20真空吸附而去除。 再者,於實施例1中,構成為藉由載體基板傳送頭將載體基板傳送,且藉由靜電轉印板傳送頭將靜電轉印板傳送,但並非必須限定於此,而是能夠適當變更。例如,亦可構成為藉由共通之傳送頭將載體基板及靜電轉印板傳送。 如此,於實施例1中,藉由如下之拾取方法而可消除黏著力等之影響,且可靠性較高地進行被靜電轉印板所拾取之半導體晶片之安裝,該拾取方法之特徵在於,其係藉由最表層具有半導體晶片載持面之靜電轉印板而拾取半導體晶片之方法,且至少具有: 帶電步驟,其係於上述半導體晶片載持面形成所需之帶電圖案;及 拾取步驟,其係自所排列之複數個上述半導體晶片中,藉由根據上述所需之帶電圖案而吸附於上述半導體晶片載持面來選擇性地拾取上述半導體晶片。 又,藉由如下之拾取裝置而可消除黏著力等之影響,且可靠性較高地進行被靜電轉印板拾取之半導體晶片之安裝,該拾取裝置之特徵在於,其係藉由最表層具有半導體晶片載持面之靜電轉印板而拾取半導體晶片之裝置,且至少具備: 帶電圖案形成裝置,其於上述半導體晶片載持面形成所需之帶電圖案; 載置台,其排列複數個半導體晶片;及 靜電轉印板傳送頭,其將上述靜電轉印板傳送;且 上述靜電轉印板傳送頭將上述靜電轉印板傳送至上述載置台,並根據上述所需之帶電圖案,自排列於上述載置台之複數個上述半導體晶片中選擇性地將上述半導體晶片吸附於上述半導體晶片載持面而拾取。 [實施例2] 本發明之實施例2中,帶電圖案形成裝置及帶電步驟之構成與實施例1不同。參照圖6、圖7對實施例2進行說明。圖6係說明本發明之實施例2之均勻帶電步驟之圖。圖7係說明本發明之實施例2之曝光步驟之圖。 於實施例2中,帶電圖案形成裝置執行之帶電步驟係由均勻帶電步驟與曝光步驟構成。 實施例2之靜電轉印板110具備:包含鐵等金屬之板11、及於板11之一面之具有光導電性之絕緣層112,且該靜電轉印板110之表面為半導體晶片載持面113。均勻帶電步驟中,使靜電轉印板傳送頭20吸附保持之靜電轉印板110之半導體晶片載持面113、與帶電圖案形成裝置13之表面為均勻之平坦面之均勻帶電部131接觸或接近(參照圖6)。均勻帶電部131被施加約1 KV之電壓,藉此,靜電轉印板110之半導體晶片載持面113均勻地帶有正電位。其後,藉由靜電轉印板傳送頭20將靜電轉印板110自均勻帶電部131分離。 其次,執行曝光步驟,於靜電轉印板110之半導體晶片載持面113形成所需之帶電圖案。即,自未圖示之曝光部對靜電轉印板傳送頭20吸附保持之靜電轉印板110之半導體晶片載持面113照射雷射光190(參照圖7(a))。藉由對半導體晶片載持面113照射雷射光190而使具有光導電性之絕緣層112之電導率增加且使所帶電之電位消失。因此,可使照射有雷射光190之區域帶電消失,且使未照射雷射光190之區域維持帶電狀態。於實施例2中,利用該性質,根據所需之帶電圖案而對靜電轉印板110之半導體晶片載持面113選擇未照射雷射光190之區域與照射雷射光190之區域。藉此,可於靜電轉印板110之半導體晶片載持面113形成所需之帶電圖案(參照圖7(b))。 為了選擇未照射雷射光190之區域與照射雷射光190之區域,使曝光部具備檢流計鏡,且藉由對檢流計鏡照射雷射光束而控制照射雷射光190之位置來進行。 再者,於實施例2中,構成為藉由檢流計鏡而控制照射雷射光190之位置,但並非必須限定於此,而是能夠適當變更。例如,亦可構成為,將遮蔽所需之帶電圖案之區域之遮罩配置於曝光部與靜電轉印板110之半導體晶片載持面113之間,藉由對遮罩全部照射雷射光190而根據靜電轉印板110之半導體晶片載持面113之所需之帶電圖案進行照射。 又,亦可構成為,使用以2維排列有發光元件之雷射陣列,以僅對所需之帶電圖案以外之區域照射雷射光190之方式控制雷射陣列,且根據所需之帶電圖案而對靜電轉印板110之半導體晶片載持面113進行照射。 進而,於實施例2中,以將雷射光190照射至半導體晶片載持面113之方式構成曝光步驟,但並非必須限定於此,而是能夠適當變更。例如,亦可以將可見光等光而非雷射光照射至半導體晶片載持面113之方式構成曝光步驟。亦即,只要以根據所需之帶電圖案而對半導體晶片載持面113照射光能之方式構成曝光步驟即可。 如此,於實施例2中,上述靜電轉印板具備具有光導電性之絕緣層,上述絕緣層之表面為上述半導體晶片載持面, 上述帶電步驟藉由使上述半導體晶片載持面均勻地帶電之均勻帶電步驟、及 根據上述所需之帶電圖案而對上述半導體晶片載持面照射光能之曝光步驟而於上述靜電轉印板之上述半導體晶片載持面形成上述所需之帶電圖案,藉此可確實地形成所需之帶電圖案。 又,上述絕緣層係具有光導電性者,上述絕緣層之表面為上述半導體晶片載持面, 上述帶電圖案形成裝置藉由具有 使上述半導體晶片載持面均勻地帶電之均勻帶電裝置、及 根據上述所需之帶電圖案而對上述半導體晶片載持面照射光能之曝光裝置而可確實地形成所需之帶電圖案。 [產業上之可利用性] 本發明之拾取方法、拾取裝置、及安裝裝置可廣泛地應用於自所排列之複數個半導體晶片拾取所需之半導體晶片之領域。[Example 1] Example 1 of the present invention will be described with reference to Figs. 1 to 5 . FIG. 1 is a diagram illustrating the step of charging the stage and the step of separating the carrier substrate according to
1‧‧‧半導體晶片2‧‧‧凸塊3‧‧‧載體基板10‧‧‧靜電轉印板11‧‧‧板12‧‧‧絕緣層13‧‧‧半導體晶片載持面20‧‧‧靜電轉印板傳送頭30‧‧‧帶電圖案形成裝置31‧‧‧突出電極部32‧‧‧非突出部40‧‧‧正電壓50‧‧‧載置台51‧‧‧台52‧‧‧絕緣體60‧‧‧載置台帶電裝置70‧‧‧正電壓80‧‧‧基板90‧‧‧雷射光110‧‧‧靜電轉印板112‧‧‧絕緣層113‧‧‧半導體晶片載持面130‧‧‧帶電圖案形成裝置131‧‧‧均勻帶電部190‧‧‧雷射光1‧‧‧
圖1(a)~(c)係說明本發明之實施例1之載置台帶電步驟及載體基板分離步驟之圖。 圖2係說明本發明之實施例1之帶電步驟之圖。 圖3(a)、(b)係說明本發明之實施例1之拾取步驟之前半之圖。 圖4係說明本發明之實施例1之拾取步驟之後半之圖。 圖5(a)、(b)係說明本發明之實施例1之安裝步驟之圖。 圖6係說明本發明之實施例2之均勻帶電步驟之圖。 圖7(a)、(b)係說明本發明之實施例2之曝光步驟之圖。FIGS. 1( a ) to ( c ) are diagrams illustrating the step of charging the stage and the step of separating the carrier substrate according to
1‧‧‧半導體晶片 1‧‧‧Semiconductor chip
2‧‧‧凸塊 2‧‧‧Bumps
10‧‧‧靜電轉印板 10‧‧‧Electrostatic transfer plate
11‧‧‧板 11‧‧‧Board
12‧‧‧絕緣層 12‧‧‧Insulation layer
13‧‧‧半導體晶片載持面 13‧‧‧Semiconductor chip carrier surface
20‧‧‧靜電轉印板傳送頭 20‧‧‧Electrostatic transfer plate transfer head
50‧‧‧載置台 50‧‧‧Place
51‧‧‧台 51‧‧‧ Taiwan
52‧‧‧絕緣體 52‧‧‧Insulators
Claims (6)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2017-058622 | 2017-03-24 | ||
JP2017058622A JP6918537B2 (en) | 2017-03-24 | 2017-03-24 | Pickup method, pickup device, and mounting device |
Publications (2)
Publication Number | Publication Date |
---|---|
TW201903912A TW201903912A (en) | 2019-01-16 |
TWI754023B true TWI754023B (en) | 2022-02-01 |
Family
ID=63584254
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW107108652A TWI754023B (en) | 2017-03-24 | 2018-03-14 | Pick-up method, pick-up device, and mounting device |
Country Status (5)
Country | Link |
---|---|
JP (1) | JP6918537B2 (en) |
KR (1) | KR102416296B1 (en) |
CN (1) | CN110537252B (en) |
TW (1) | TWI754023B (en) |
WO (1) | WO2018173781A1 (en) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111146131B (en) * | 2018-11-06 | 2022-08-26 | 成都辰显光电有限公司 | Transfer device and transfer method of micro-element |
US11521887B2 (en) * | 2019-12-18 | 2022-12-06 | Seoul Viosys Co., Ltd. | Method of transferring micro LED and micro LED transferring apparatus |
CN112967974B (en) * | 2020-06-17 | 2023-03-14 | 重庆康佳光电技术研究院有限公司 | Mass transfer device and mass transfer method |
TWM643626U (en) | 2020-09-30 | 2023-07-11 | 日商信越化學工業股份有限公司 | Laser-induced forward transfer system, laser-induced forward transfer device, optical element transferred acceptor substrate manufacturing system, and display manufacturing system |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120134065A1 (en) * | 2010-11-29 | 2012-05-31 | Sumitomo Electric Industries, Ltd. | Electrostatic chuck and method of manufacturing semiconductor device |
TW201327910A (en) * | 2011-11-18 | 2013-07-01 | Luxvue Technology Corp | Method of fabricating and transferring a micro device and an array of micro devices utilizing an intermediate electrically conductive bonding layer |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2006098196A1 (en) * | 2005-03-17 | 2006-09-21 | Matsushita Electric Industrial Co., Ltd. | Package equipped with semiconductor chip and method for producing same |
JP2008103493A (en) * | 2006-10-18 | 2008-05-01 | Lintec Corp | Method and apparatus for picking up chip |
JP2010161221A (en) | 2009-01-08 | 2010-07-22 | Sony Corp | Method of manufacturing mounting substrate, mounting substrate, and light emitting device |
US8426227B1 (en) * | 2011-11-18 | 2013-04-23 | LuxVue Technology Corporation | Method of forming a micro light emitting diode array |
US9773750B2 (en) * | 2012-02-09 | 2017-09-26 | Apple Inc. | Method of transferring and bonding an array of micro devices |
KR102402189B1 (en) * | 2015-08-26 | 2022-05-25 | 엘지전자 주식회사 | Transfer unit for micro device |
-
2017
- 2017-03-24 JP JP2017058622A patent/JP6918537B2/en active Active
-
2018
- 2018-03-08 CN CN201880025630.0A patent/CN110537252B/en active Active
- 2018-03-08 KR KR1020197027401A patent/KR102416296B1/en active IP Right Grant
- 2018-03-08 WO PCT/JP2018/009067 patent/WO2018173781A1/en active Application Filing
- 2018-03-14 TW TW107108652A patent/TWI754023B/en active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120134065A1 (en) * | 2010-11-29 | 2012-05-31 | Sumitomo Electric Industries, Ltd. | Electrostatic chuck and method of manufacturing semiconductor device |
TW201327910A (en) * | 2011-11-18 | 2013-07-01 | Luxvue Technology Corp | Method of fabricating and transferring a micro device and an array of micro devices utilizing an intermediate electrically conductive bonding layer |
Also Published As
Publication number | Publication date |
---|---|
CN110537252B (en) | 2023-04-18 |
WO2018173781A1 (en) | 2018-09-27 |
JP6918537B2 (en) | 2021-08-11 |
TW201903912A (en) | 2019-01-16 |
KR20190129872A (en) | 2019-11-20 |
JP2018163900A (en) | 2018-10-18 |
KR102416296B1 (en) | 2022-07-01 |
CN110537252A (en) | 2019-12-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI754023B (en) | Pick-up method, pick-up device, and mounting device | |
KR102629259B1 (en) | Transfer device and transfer method of micro elements | |
CN110034065B (en) | Method for manufacturing device chip and pick-up device | |
TW201943067A (en) | Transfer and repair method for micro LED | |
TW201826568A (en) | Transfer method, mounting method, transfer device, and mounting device | |
CN110233129B (en) | Device moving method | |
KR20150125611A (en) | Die bonder and bonding method | |
CN109671670B (en) | Method and system for massively arranging micro-elements | |
CN109548396B (en) | Mass transfer system and method for micro light-emitting diode chip | |
KR102386932B1 (en) | Led probe device and transport deveice | |
CN109285806B (en) | Method for manufacturing electrostatic chuck plate | |
US20180261570A1 (en) | Methods and systems for parallel assembly, transfer, and bonding of ferromagnetic components | |
KR102115067B1 (en) | Method for bonding substrates | |
US8859993B2 (en) | Sample holder of electron beam exposure apparatus and electron beam exposure method using the same | |
JP5345161B2 (en) | Wafer carrier for power device and inspection apparatus using this wafer carrier | |
KR102559566B1 (en) | Led probe device and transport deveice | |
US20200090975A1 (en) | Method of selecting semiconductor chips | |
JP2022544300A (en) | Method and device for picking up and placing optoelectronic semiconductor chips | |
US9796001B2 (en) | Apparatus and method for removing particles present on a wafer using photoelectrons and an electric field | |
TWI653703B (en) | Method of changing the arrangement of electronic components | |
KR101895128B1 (en) | Chucking method and system for substrte by bipolar charging | |
TW201918441A (en) | Substrate processing method | |
JP2016102024A (en) | Method and device for aligning semiconductor chips | |
JP2014060366A (en) | Plasma dicing method and plasma dicing device | |
TW202323841A (en) | Energization testing device and energization testing method |