TWI752895B - Method for manufacturing multi-layer ceramic capacitor - Google Patents
Method for manufacturing multi-layer ceramic capacitor Download PDFInfo
- Publication number
- TWI752895B TWI752895B TW110128914A TW110128914A TWI752895B TW I752895 B TWI752895 B TW I752895B TW 110128914 A TW110128914 A TW 110128914A TW 110128914 A TW110128914 A TW 110128914A TW I752895 B TWI752895 B TW I752895B
- Authority
- TW
- Taiwan
- Prior art keywords
- ceramic
- ceramic green
- internal electrode
- terminal electrode
- green sheet
- Prior art date
Links
Images
Abstract
Description
本揭露是有關於一種電容製造技術,且特別是有關於一種積層陶瓷電容(MLCC)之製造方法。The present disclosure relates to a capacitor manufacturing technology, and more particularly, to a method for manufacturing a multilayer ceramic capacitor (MLCC).
積層陶瓷電容為陶瓷電容的一種,其電容量主要與產品之表面積大小、及陶瓷薄膜堆疊層數成正比。由於積層陶瓷電容可透過表面貼裝技術(SMT)直接黏著,再加上積層陶瓷電容易於晶片化且體積小,因此目前已成為電容產業的主流產品。Multilayer ceramic capacitors are a type of ceramic capacitors, and their capacitance is mainly proportional to the surface area of the product and the number of stacked layers of ceramic films. Because MLCCs can be directly attached through surface mount technology (SMT), and MLCCs are easy to chip and small in size, they have now become mainstream products in the capacitor industry.
積層陶瓷電容在製作時,大致上係先將內電極印刷在陶瓷空白薄膜上,再將這些印有內電極之陶瓷膜片以錯位的方式疊合後予以壓縮成積層陶瓷體。接下來,將積層陶瓷體切割(cutting)成具所需之產品尺寸的積層結構,再燒結(sintering)這些積層結構。接著,對燒結後之積層結構進行導角(tumbling)處理。隨後,進行端電極沾附(dipping)處理,而後於燒附爐中燒附(curing),使端電極緊密地附著在陶瓷片之二端。接著,進行後續之端電極電鍍處理、測試、與產品包裝。In the production of multilayer ceramic capacitors, the internal electrodes are generally first printed on the ceramic blank film, and then the ceramic diaphragms printed with the internal electrodes are stacked in a dislocation manner and then compressed into a multilayer ceramic body. Next, the laminated ceramic body is cut into laminated structures having desired product dimensions, and these laminated structures are sintered. Next, a tumbling process is performed on the laminated structure after sintering. Then, the terminal electrodes are dipping (dipping) treatment, and then sintered (curing) in a sintering furnace, so that the terminal electrodes are closely attached to both ends of the ceramic sheet. Then, follow-up terminal electrode plating treatment, testing, and product packaging are performed.
本揭露之一目的就是在提供一種積層陶瓷電容之製造方法,其先對積層結構導角,而後積層結構之陶瓷本體與金屬端電極於燒結時同時緻密成型,因此相較於習知先燒結陶瓷本體後再導角的製作方式,本揭露之方法可避免於緻密陶瓷體上導角的機械應力、以及燒附端電極之溫度變化所產生的應力。One of the objectives of the present disclosure is to provide a method for manufacturing a multilayer ceramic capacitor, which firstly guides the multilayer structure, and then the ceramic body and the metal terminal electrodes of the multilayer structure are densely formed at the same time during sintering. In the method of re-chamfering, the method of the present disclosure can avoid the mechanical stress of the bevel on the dense ceramic body and the stress generated by the temperature change of the sintered terminal electrode.
本揭露之另一目的就是在提供一種積層陶瓷電容之製造方法,其將陶瓷本體與金屬端電極一起燒結,藉此可省略端電極燒附處理程序,因此可簡化製程,而可縮短製程時間,進而可提升產能。Another object of the present disclosure is to provide a method for manufacturing a multilayer ceramic capacitor, which sinters the ceramic body and the metal terminal electrodes together, thereby omitting the terminal electrode sintering process, thereby simplifying the process and shortening the process time. This can increase productivity.
根據本揭露之上述目的,提出一種積層陶瓷電容之製造方法。在此方法中,製備複數個第一陶瓷坯片與複數個第二陶瓷坯片。形成複數個第一內電極層於每個第一陶瓷坯片之一表面上,以及複數個第二內電極層於每個第二陶瓷坯片之一表面上。交錯堆疊壓合這些第一陶瓷坯片與第二陶瓷坯片,以形成一積層體。對積層體進行切割處理,以形成複數個積層結構。每個積層結構包含交錯堆疊之複數個第一陶瓷坯片單元與複數個第二陶瓷坯片單元。每個第一陶瓷坯片單元包含一個第一內電極層,每個第二陶瓷坯片單元包含一個第二內電極層。每個積層結構具有彼此相對之第一端面與第二端面。第一內電極層延伸至第一端面,第二內電極層延伸至第二端面。相鄰之第一內電極層與第二內電極層實體相隔。對每個積層結構進行導角處理。形成複數個第一端電極薄膜分別包覆積層結構之第一端面,以及複數個第二端電極薄膜分別包覆積層結構之第二端面。於形成第一端電極薄膜與第二端電極薄膜後,對這些積層結構進行燒結處理,以使每個積層結構形成一積層陶瓷體,並使這些第一端電極薄膜分別形成複數個第一端電極,且使這些第二端電極薄膜分別形成複數個第二端電極。形成複數個第一鍍層分別位於第一端電極上,與複數個第二鍍層分別位於第二端電極上,而形成複數個積層陶瓷電容。In accordance with the above objective of the present disclosure, a method for manufacturing a multilayer ceramic capacitor is provided. In this method, a plurality of first ceramic green sheets and a plurality of second ceramic green sheets are prepared. A plurality of first internal electrode layers are formed on a surface of each of the first ceramic green sheets, and a plurality of second internal electrode layers are formed on a surface of each of the second ceramic green sheets. The first ceramic green sheets and the second ceramic green sheets are interleaved and laminated to form a laminate. The layered body is cut to form a plurality of layered structures. Each laminated structure includes a plurality of first ceramic green sheet units and a plurality of second ceramic green sheet units that are alternately stacked. Each first ceramic green unit includes a first internal electrode layer, and each second ceramic green unit includes a second internal electrode layer. Each laminated structure has a first end face and a second end face opposite to each other. The first internal electrode layer extends to the first end face, and the second internal electrode layer extends to the second end face. The adjacent first internal electrode layers are physically separated from the second internal electrode layers. Chamfering is performed on each laminated structure. A plurality of first terminal electrode films are formed to respectively cover the first end surfaces of the laminated structure, and a plurality of second terminal electrode films are formed to respectively cover the second end surfaces of the laminated structure. After the first terminal electrode film and the second terminal electrode film are formed, these laminated structures are sintered, so that each laminated structure forms a laminated ceramic body, and the first terminal electrode films respectively form a plurality of first terminals electrodes, and the second terminal electrode films are respectively formed into a plurality of second terminal electrodes. A plurality of first plating layers are formed on the first terminal electrodes respectively, and a plurality of second plating layers are formed on the second terminal electrodes respectively, so as to form a plurality of multilayer ceramic capacitors.
依據本揭露之一實施例,上述之製備每個第一陶瓷坯片與第二陶瓷坯片包含:製備陶瓷漿料;對陶瓷漿料進行薄膜成型(foil casting)步驟,以形成陶瓷薄膜;以及對陶瓷薄膜進行烘乾處理。According to an embodiment of the present disclosure, the above-mentioned preparing each of the first ceramic green sheet and the second ceramic green sheet includes: preparing a ceramic slurry; performing a foil casting step on the ceramic slurry to form a ceramic thin film; and Dry the ceramic film.
依據本揭露之一實施例,上述形成第一內電極層與第二內電極層包含利用印刷(printing)方式。According to an embodiment of the present disclosure, forming the first internal electrode layer and the second internal electrode layer includes using a printing method.
依據本揭露之一實施例,於進行導角處理前,上述之方法更包含對積層結構進行燒除(binder burn out)處理,以去除每個積層結構之第一陶瓷坯片單元與第二陶瓷坯片單元中之黏著劑。According to an embodiment of the present disclosure, before performing the chamfering process, the above-mentioned method further includes performing a binder burn out process on the laminated structure to remove the first ceramic green sheet unit and the second ceramics of each laminated structure. Adhesive in the green unit.
依據本揭露之一實施例,上述形成第一端電極薄膜與第二端電極薄膜包含利用沾附方式。According to an embodiment of the present disclosure, the above-mentioned forming of the first terminal electrode film and the second terminal electrode film includes using an adhesion method.
依據本揭露之一實施例,上述之第一端電極薄膜與第二端電極薄膜均包含銅。According to an embodiment of the present disclosure, both the first terminal electrode film and the second terminal electrode film described above include copper.
依據本揭露之一實施例,上述之第一鍍層與第二鍍層均包含錫與鎳。According to an embodiment of the present disclosure, the first coating layer and the second coating layer both include tin and nickel.
依據本揭露之一實施例,於形成第一鍍層與第二鍍層後,上述之方法更包含:對積層陶瓷電容進行測試操作;以及於測試操作後,包裝這些積層陶瓷電容。According to an embodiment of the present disclosure, after forming the first coating layer and the second coating layer, the above method further includes: performing a testing operation on the multilayer ceramic capacitors; and packaging the multilayer ceramic capacitors after the testing operation.
請參照圖1,其係繪示依照本揭露之一實施方式的一種積層陶瓷電容之製造方法的流程圖。製作積層陶瓷電容時,可先進行步驟100,以製備數個第一陶瓷坯片與數個第二陶瓷坯片。在一些例子中,製備第一陶瓷坯片與第二陶瓷坯片時,先製備陶瓷漿料。舉例而言,可利用粉末球磨(ball milling)製程來製備陶瓷漿料。在粉末球磨製程中,可將陶瓷漿料之材料,包含例如陶瓷粉體、溶劑、黏著劑、分散劑、塑化劑等,放入球磨機內,以利用球磨機研磨這些材料,並將這些材料均勻混合成陶瓷漿料。Please refer to FIG. 1 , which is a flowchart of a method for manufacturing a multilayer ceramic capacitor according to an embodiment of the present disclosure. When manufacturing the multilayer ceramic capacitor,
完成陶瓷漿料之製備後,對陶瓷漿料進行薄膜成型步驟,以形成陶瓷薄膜。在薄膜成型步驟中,將陶瓷漿料送到刮刀機之容器內,並調整刮刀與載送膜之間的距離,隨著載送膜的前進,使陶瓷漿料在載送膜上形成具所需厚度之薄膜。陶瓷薄膜成型後,可對陶瓷薄膜進行烘乾處理,而形成第一陶瓷坯片與第二陶瓷坯片。After the preparation of the ceramic slurry is completed, a film forming step is performed on the ceramic slurry to form a ceramic film. In the film forming step, the ceramic slurry is sent to the container of the doctor blade machine, and the distance between the doctor blade and the carrier film is adjusted. With the advancement of the carrier film, the ceramic slurry is formed on the carrier film. Thin films of required thickness. After the ceramic film is formed, the ceramic film can be dried to form a first ceramic green sheet and a second ceramic green sheet.
接下來,可進行步驟110,以利用例如印刷方式,在每個第一陶瓷坯片之一表面上形成數個第一內電極層,以及在每個第二陶瓷坯片之一表面上形成數個第二內電極層。舉例而言,可根據產品規格,選擇適合之網版與內電極膏,而利用印刷機透過網版將內電極膏印刷於第一陶瓷坯片之表面與第二陶瓷坯片之表面上。在一些例子中,在每個第一陶瓷坯片上,這些第一內電極層彼此分離,且在每個第二陶瓷坯片上,這些第二內電極層彼此分離。第一內電極層與第二內電極層之材料可例如包含銅。Next,
完成第一內電極層與第二內電極層後,可進行步驟120,以先依照產品需求,交錯堆疊第一陶瓷坯片與第二陶瓷坯片,再壓合第一陶瓷坯片與第二陶瓷坯片之堆疊,而形成緻密之積層體。在一些例子中,第一陶瓷坯片之設有第一內電極層的表面朝上,且第二陶瓷坯片之設有第二內電極層的表面也朝上,藉此第一內電極層與第二內電極層實體相隔。換句話說,相鄰之第一內電極層與第二內電極層之間可隔著一個第一陶瓷坯片或一個第二陶瓷坯片。此外,在積層體中,第一內電極層與第二內電極層以一對一的方式上下對應。After the first internal electrode layer and the second internal electrode layer are completed,
接著,可進行步驟130,以對積層體進行切割處理。在切割處理中,可根據產品尺寸需求,例如沿橫向與縱向,來切割積層體,藉以形成數個積層結構。請參照圖2,其係繪示依照本揭露之一實施方式的一種積層陶瓷電容之積層結構的剖面示意圖。積層結構300包含交錯堆疊之數個第一陶瓷坯片單元310與數個第二陶瓷坯片單元320。每個第一陶瓷坯片單元310包含第一陶瓷坯片的一部分312以及一個第一內電極層314。每個第二陶瓷坯片單元320包含第二陶瓷坯片的一部分322以及一個第二內電極層324。積層結構300具有第一端面302與第二端面304,其中第一端面302與第二端面304分別位於積層結構300的相對二側。Next,
請同時參照圖3與圖4,其中圖3係繪示依照本揭露之一實施方式的一種積層陶瓷電容之第一陶瓷坯片單元的上視示意圖,圖4係繪示依照本揭露之一實施方式的一種積層陶瓷電容之第二陶瓷坯片單元的上視示意圖。在第一陶瓷坯片單元310中,第一內電極層314覆蓋在第一陶瓷坯片之部分312的表面312a,但並未覆蓋在整個表面312a上,如圖3所示。在第二陶瓷坯片單元320中,第二內電極層324覆蓋在第二陶瓷坯片之部分322的表面322a,但同樣並未覆蓋在整個表面322a上,如圖4所示。此外,在積層結構300中,所有的第一內電極層314延伸到積層結構300的第一端面302,且所有的第二內電極層324延伸到積層結構300的第二端面304。而且,相鄰之第一內電極層314與第二內電極層324實體相隔。Please refer to FIG. 3 and FIG. 4 at the same time, wherein FIG. 3 is a schematic top view of a first ceramic green chip unit of a multilayer ceramic capacitor according to an embodiment of the present disclosure, and FIG. 4 is an embodiment of the present disclosure. A schematic top view of the second ceramic green chip unit of a multilayer ceramic capacitor of this method. In the first ceramic
完成切割處理後,可根據需求而選擇性地進行步驟140,以對這些積層結構300進行燒除處理,來去除每個積層結構300之第一陶瓷坯片單元310與第二陶瓷坯片單元320中的黏著劑。在一些例子中,進行燒除處理時,可將積層結構300放入烘烤裝置中,以燒除積層結構300中之黏著劑。After the cutting process is completed,
接著,可進行步驟150,以對這些積層結構300進行導角處理。在一些例子中,可利用滾磨積層結構300的方式,來使積層結構300的各個角趨於平滑。Next,
完成導角處理後,可進行步驟160,以形成數個第一端電極薄膜,以分別包覆這些積層結構300之第一端面302。並且,形成數個第二端電極薄膜,來分別包覆這些積層結構300之第二端面304。在一些例子中,可利用沾附方式,將導電性良好的材料沾附在積層結構300之第一端面302與第二端面304上,來形成第一端電極薄膜與第二端電極薄膜。在一些示範例子中,第一端電極薄膜與第二端電極薄膜均包含銅。After the chamfering process is completed,
於形成第一端電極薄膜與第二端電極薄膜後,可進行步驟170,以對積層結構300進行燒結處理。燒結處理可使每個積層結構300形成積層陶瓷體,並使這些第一端電極薄膜分別形成數個第一端電極330,且使這些第二端電極薄膜分別形成數個第二端電極340。燒結處理後,第一端電極330與第二端電極340可與積層結構300之二端更緊密的結合,而可提升電性。After the first terminal electrode film and the second terminal electrode film are formed,
完成燒結處理後,可進行步驟180,以利用例如電鍍技術,來形成數個第一鍍層350分別位於這些積層結構300之第一端電極330上,以及形成數個第二鍍層360分別位於這些積層結構300之第二端電極340上,而形成數個積層陶瓷電容370,如圖5所示。在一些示範例子中,第一鍍層350與第二鍍層360均包含錫與鎳,其中鎳可保護第一端電極330與第二端電極340,而錫可有助於積層陶瓷電容370黏著於例如電路基板上。由於積層結構300已先經導角處理,因此於燒結處理與電鍍處理後,可降低第一鍍層350與第二鍍層360之邊角的應力。After the sintering process is completed,
於第一鍍層350與第二鍍層360形成後,可根據需求,例如根據客戶之產品需求,而選擇性地進行步驟190,以測試積層陶瓷電容370。可根據測試結果,並依客戶要求之品質規格將測試後之積層陶瓷電容370予以分類。接著,即可進行步驟200,將測試後的這些積層陶瓷電容370加以包裝。舉例而言,可利用捲帶包裝技術,來包裝這些積層陶瓷電容370,以利應用。After the
由上述之實施方式可知,本揭露之一優點就是因為本揭露之積層陶瓷電容之製造方法,其先對積層結構導角,而後積層結構之陶瓷本體與金屬端電極於燒結時同時緻密成型,因此相較於習知先燒結陶瓷本體後再導角的製作方式,本揭露之方法可避免於緻密陶瓷體上導角的機械應力、以及燒附端電極之溫度變化所產生的應力。It can be seen from the above-mentioned embodiments that one of the advantages of the present disclosure is that in the method for manufacturing a multilayer ceramic capacitor of the present disclosure, the multilayer structure is first cornered, and then the ceramic body and the metal terminal electrodes of the multilayer structure are densely formed at the same time during sintering. Compared with the conventional fabrication method of sintering the ceramic body first and then chamfering, the method of the present disclosure can avoid the mechanical stress of chamfering on the dense ceramic body and the stress generated by the temperature change of the sintered terminal electrodes.
本揭露之另一優點就是因為本揭露之積層陶瓷電容之製造方法,其將陶瓷本體與金屬端電極一起燒結,藉此可省略端電極燒附處理程序,因此可簡化製程,而可縮短製程時間,進而可提升產能。Another advantage of the present disclosure is that because of the method for manufacturing a multilayer ceramic capacitor of the present disclosure, the ceramic body and the metal terminal electrodes are sintered together, so that the terminal electrode sintering process can be omitted, thus simplifying the process and shortening the process time. , which can increase productivity.
雖然本揭露已以實施例揭示如上,然其並非用以限定本揭露,任何在此技術領域中具有通常知識者,在不脫離本揭露之精神和範圍內,當可作各種之更動與潤飾,因此本揭露之保護範圍當視後附之申請專利範圍所界定者為準。Although the present disclosure has been disclosed above with examples, it is not intended to limit the present disclosure. Anyone with ordinary knowledge in this technical field can make various changes and modifications without departing from the spirit and scope of the present disclosure. Therefore, the scope of protection of this disclosure should be determined by the scope of the appended patent application.
100:步驟
110:步驟
120:步驟
130:步驟
140:步驟
150:步驟
160:步驟
170:步驟
180:步驟
190:步驟
200:步驟
300:積層結構
302:第一端面
304:第二端面
310:第一陶瓷坯片單元
312:部分
312a:表面
314:第一內電極層
320:第二陶瓷坯片單元
322:部分
322a:表面
324:第二內電極層
330:第一端電極
340:第二端電極
350:第一鍍層
360:第二鍍層
370:積層陶瓷電容100: Steps
110: Steps
120: Steps
130: Steps
140: Steps
150: Steps
160: Steps
170: Steps
180: Steps
190: Steps
200: Steps
300: Laminated Structure
302: First end face
304: Second end face
310: The first ceramic green sheet unit
312:
為讓本揭露之上述和其他目的、特徵、優點與實施例能更明顯易懂,所附圖式之說明如下: [圖1]係繪示依照本揭露之一實施方式的一種積層陶瓷電容之製造方法的流程圖。 [圖2]係繪示依照本揭露之一實施方式的一種積層陶瓷電容之積層結構的剖面示意圖。 [圖3]係繪示依照本揭露之一實施方式的一種積層陶瓷電容之第一陶瓷坯片單元的上視示意圖。 [圖4]係繪示依照本揭露之一實施方式的一種積層陶瓷電容之第二陶瓷坯片單元的上視示意圖。 [圖5]係繪示依照本揭露之一實施方式的一種積層陶瓷電容的剖面示意圖。 In order to make the above and other objects, features, advantages and embodiments of the present disclosure more clearly understood, the accompanying drawings are described as follows: 1 is a flowchart illustrating a method for manufacturing a multilayer ceramic capacitor according to an embodiment of the present disclosure. 2 is a schematic cross-sectional view illustrating a multilayer structure of a multilayer ceramic capacitor according to an embodiment of the present disclosure. 3 is a schematic top view illustrating a first ceramic green chip unit of a multilayer ceramic capacitor according to an embodiment of the present disclosure. 4 is a schematic top view illustrating a second ceramic green chip unit of a multilayer ceramic capacitor according to an embodiment of the present disclosure. 5 is a schematic cross-sectional view of a multilayer ceramic capacitor according to an embodiment of the present disclosure.
國內寄存資訊(請依寄存機構、日期、號碼順序註記) 無 國外寄存資訊(請依寄存國家、機構、日期、號碼順序註記) 無 Domestic storage information (please note in the order of storage institution, date and number) none Foreign deposit information (please note in the order of deposit country, institution, date and number) none
100:步驟 100: Steps
110:步驟 110: Steps
120:步驟 120: Steps
130:步驟 130: Steps
140:步驟 140: Steps
150:步驟 150: Steps
160:步驟 160: Steps
170:步驟 170: Steps
180:步驟 180: Steps
190:步驟 190: Steps
200:步驟 200: Steps
Claims (8)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW110128914A TWI752895B (en) | 2021-08-05 | 2021-08-05 | Method for manufacturing multi-layer ceramic capacitor |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW110128914A TWI752895B (en) | 2021-08-05 | 2021-08-05 | Method for manufacturing multi-layer ceramic capacitor |
Publications (2)
Publication Number | Publication Date |
---|---|
TWI752895B true TWI752895B (en) | 2022-01-11 |
TW202307881A TW202307881A (en) | 2023-02-16 |
Family
ID=80809386
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW110128914A TWI752895B (en) | 2021-08-05 | 2021-08-05 | Method for manufacturing multi-layer ceramic capacitor |
Country Status (1)
Country | Link |
---|---|
TW (1) | TWI752895B (en) |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWM591695U (en) * | 2019-11-19 | 2020-03-01 | 禾伸堂企業股份有限公司 | Multi-layer ceramic capacitor |
-
2021
- 2021-08-05 TW TW110128914A patent/TWI752895B/en active
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWM591695U (en) * | 2019-11-19 | 2020-03-01 | 禾伸堂企業股份有限公司 | Multi-layer ceramic capacitor |
Also Published As
Publication number | Publication date |
---|---|
TW202307881A (en) | 2023-02-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2001185437A (en) | Laminated ceramic capacitor | |
JP4644796B2 (en) | Green chip manufacturing method using green sheet for multilayer electronic component | |
TWI752895B (en) | Method for manufacturing multi-layer ceramic capacitor | |
JP2001217139A (en) | Manufacturing method of laminated electronic component | |
JP2000269074A (en) | Multilayer ceramic capacitor and manufacture thereof | |
US7605051B2 (en) | Method for forming internal electrode pattern and method for manufacturing multilayer ceramic electronic component using same | |
JPH0745473A (en) | Manufacture of multilayer ceramic capacitor | |
JPH03220709A (en) | Manufacture of laminated ceramic capacitor | |
CN115705957A (en) | Method for manufacturing multilayer ceramic capacitor | |
JPS61253811A (en) | Manufacture of laminate ceramic capacitor | |
JPH06283375A (en) | Manufacture of layered electronic components | |
JP2004095687A (en) | Laminated ceramic capacitor and its manufacturing method | |
JPH05101969A (en) | Manufacture of monolithic ceramic capacitor | |
JPH06231992A (en) | Method of manufacturing green body for lamination ceramic capacitor | |
JPS63265413A (en) | Manufacture of laminated ceramic capacitor | |
JP2002100527A (en) | Method of manufacturing laminated ceramic electronic component | |
JPH08316093A (en) | Laminated ceramic electronic component manufacturing method | |
JP4450158B2 (en) | Manufacturing method of ceramic electronic component | |
JP2658223B2 (en) | Manufacturing method of multilayer ceramic electronic component | |
JPH1126279A (en) | Manufacture of laminated ceramic electronic parts | |
CN115863050A (en) | Small-size ceramic dielectric capacitor for space navigation and production method thereof | |
JPS6265405A (en) | Manufacturing ceramic part having electrode layer | |
JPH0391220A (en) | Manufacture of laminated ceramic capacitor | |
JP4420182B2 (en) | Manufacturing method of ceramic electronic component | |
JP2004289088A (en) | Method of manufacturing laminated ceramic electronic component |