TWI700735B - Component chip manufacturing method - Google Patents

Component chip manufacturing method Download PDF

Info

Publication number
TWI700735B
TWI700735B TW105103299A TW105103299A TWI700735B TW I700735 B TWI700735 B TW I700735B TW 105103299 A TW105103299 A TW 105103299A TW 105103299 A TW105103299 A TW 105103299A TW I700735 B TWI700735 B TW I700735B
Authority
TW
Taiwan
Prior art keywords
wafer
modified layer
element wafer
modified
layers
Prior art date
Application number
TW105103299A
Other languages
Chinese (zh)
Other versions
TW201709290A (en
Inventor
田中圭
Original Assignee
日商迪思科股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日商迪思科股份有限公司 filed Critical 日商迪思科股份有限公司
Publication of TW201709290A publication Critical patent/TW201709290A/en
Application granted granted Critical
Publication of TWI700735B publication Critical patent/TWI700735B/en

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Dicing (AREA)
  • High Energy & Nuclear Physics (AREA)
  • Laser Beam Processing (AREA)
  • Electromagnetism (AREA)
  • Optics & Photonics (AREA)
  • Health & Medical Sciences (AREA)
  • Toxicology (AREA)

Abstract

提供一種元件晶片之製造方法,係可以把複數個元件不留間隙連續排列成1列。 Provided is a method for manufacturing device wafers, which can arrange a plurality of devices in a row without leaving gaps.

一種元件晶片之製造方法,為從在藉由具有相互地交叉之指定的幅寬之複數個分割預定線所被區劃出的表面的各領域形成元件之元件晶圓,製造元件晶片;其特徵為,具備:改質層形成步驟,係把相對於元件晶圓具有透過性的波長的雷射線束的聚光點位置到元件晶圓的內部,把該雷射線束從元件晶圓的背面沿著該分割預定線的寬度方向的兩緣進行照射,在上下方向形成複數層相互地平行之2條改質層;以及分割步驟,係在實施了該改質層形成步驟後,對元件晶圓賦予外力,以該改質層為破斷起點把元件晶圓分割成複數個元件晶片;在該改質層形成步驟,把背面側的改質層形成到比表面側的改質層偏到該元件側的位置;沿著該複數層的改質層而破斷的該元件晶片的側面,係表面側為最突出。 A method for manufacturing an element wafer is to form an element wafer of an element in each area of the surface divided by a plurality of predetermined dividing lines having a predetermined width that intersect each other to manufacture an element wafer; , Equipped with: a reforming layer forming step, which is to place the condensing point of the laser beam with a wavelength that is transparent with respect to the element wafer to the inside of the element wafer, and follow the beam from the back of the element wafer The two edges in the width direction of the planned dividing line are irradiated to form a plurality of layers of two modified layers parallel to each other in the vertical direction; and the dividing step is performed after the modified layer forming step is applied to the element wafer The external force divides the element wafer into a plurality of element wafers using the modified layer as the starting point of breaking; in the modified layer forming step, the modified layer on the back side is formed to be more inclined to the device than the modified layer on the surface side The position of the side; the side surface of the element wafer broken along the plurality of modified layers, the surface side is the most protruding.

Description

元件晶片之製造方法 Component chip manufacturing method

本發明有關用在長條的線感測器或LED印表機頭等的元件晶片之製造方法。 The present invention relates to a method for manufacturing device chips used in long line sensors or LED printer heads.

作為利用把半導體晶圓或光元件晶圓等的元件晶圓予以分割所得到的元件晶片之電子零件,是有長條的線感測器或LED印表機頭等的電子零件。 As electronic parts using element wafers obtained by dividing element wafers such as semiconductor wafers or optical element wafers, there are electronic parts such as long line sensors or LED printer heads.

作為這些電子零件的特徵,以把製造好的元件匯流排晶片不留間隙排成1列,讓元件晶片彼此的間隔減少到極限的方式,形成整齊排列了複數個元件之電子零件。 As a feature of these electronic components, the manufactured component bus wafers are arranged in a row without gaps and the distance between the component wafers is reduced to the limit to form an electronic component in which a plurality of components are neatly arranged.

為了防止感測的遺漏或是列印的遺漏等,元件盡量連續沒有間隙地排列是為重要的緣故,在製造元件晶片之際,盡可能不殘留元件晶圓的分割預定線地去分割元件晶片是為重要。 In order to prevent missing sensing or missing printing, it is important for the components to be arranged as continuous as possible without gaps. When manufacturing the component chip, it is necessary to divide the component wafer as far as possible without leaving the dividing line of the component wafer. It is important.

而且,在把晶片彼此排成1列之際,製造出鄰接的元件彼此不能有間隙,且在晶片的側面不殘留凸部同時也是重要的,為了滿足該要望,提案有斜斜地用傾斜 的切削刀片改變角度切削分割預定線的寬度方向兩緣之加工方法(例如,參閱日本特開2010-073821號專利公報或是特開2007-273743號專利公報)。 In addition, when arranging the wafers in a row, it is important that the adjacent elements cannot have a gap between each other, and there are no protrusions left on the side of the wafer. In order to meet this requirement, it is proposed to use an oblique slope. The cutting insert changes the angle and cuts the two edges of the predetermined dividing line in the width direction (for example, see Japanese Patent Laid-Open No. 2010-073821 or Japanese Patent Laid-Open No. 2007-273743).

[先前技術文獻] [Prior Technical Literature] 〔專利文獻〕 〔Patent Literature〕

〔專利文獻1〕日本特開2010-073821號專利公報 [Patent Document 1] Japanese Patent Application Publication No. 2010-073821

〔專利文獻2〕日本特開2007-273743號專利公報 [Patent Document 2] Japanese Patent Application Publication No. 2007-273743

但是,在利用切削刀片之以往的方法中,準備使切削刀片傾斜之專用的切削裝置的成本是有必要,因為發生崩缺(chipping,缺角)的緣故,為了不讓元件發生崩缺,於元件與切削刀片的距離設有留邊是有必要的,所以連續複數個元件排成1列也是有界限的。 However, in the conventional method using cutting inserts, the cost of preparing a dedicated cutting device for tilting the cutting insert is necessary. Because of chipping (chipping, missing corners), in order to prevent chipping of components, It is necessary for the distance between the element and the cutting blade to be provided with a margin, so there is a limit to the arrangement of a plurality of elements in a row.

本發明係有鑑於這類的問題而為創作,其目的在於,提供一種元件晶片之製造方法,係可以把複數個元件不留間隙連續排列成1列。 The present invention was created in view of such problems, and its purpose is to provide a method for manufacturing a device chip, which can arrange a plurality of devices in a row without gaps.

根據本發明,提供有一種元件晶片之製造方法,係從在藉由具有相互地交叉之指定的幅寬之複數個分割預定線所被區劃出的表面的各領域形成元件之元件晶 圓,製造元件晶片;其特徵為,具備:保持步驟,係使元件晶圓的表面側與夾盤床臺的保持面相對面來保持元件晶圓;改質層形成步驟,係在實施了該保持步驟後,把相對於元件晶圓具有透過性的波長的雷射線束的聚光點位置到元件晶圓的內部,把該雷射線束從元件晶圓的背面沿著該分割預定線的寬度方向的兩緣進行照射,在上下方向形成複數層相互地平行之2條改質層;以及分割步驟,係在實施了該改質層形成步驟後,對元件晶圓賦予外力,以該改質層為破斷起點把元件晶圓分割成複數個元件晶片;在該改質層形成步驟,把背面側的改質層形成到比表面側的改質層偏到該元件側的位置,並且,該背面側的改質層形成有複數層;該背面側之複數層的改質層,係包含重疊在上下方向的改質層;該表面側的改質層之接下來形成的改質層,係形成與該表面側的改質層交疊在該元件晶圓的厚度方向;沿著該複數層的改質層而破斷的該元件晶片的側面,係表面側為最突出。 According to the present invention, there is provided a method for manufacturing a device chip, which forms the device chip in each area of the surface divided by a plurality of predetermined division lines having a predetermined width that cross each other. Round, manufacturing element wafers; characterized by comprising: a holding step of holding the element wafer by making the surface side of the element wafer face the holding surface of the chuck bed; the reforming layer forming step is performed after the holding After the step, place the condensing point of the laser beam with a transparent wavelength with respect to the element wafer to the inside of the element wafer, and move the beam from the back of the element wafer along the width direction of the planned dividing line Irradiating the two edges of the device to form a plurality of layers of two modified layers parallel to each other in the vertical direction; and the dividing step is to apply external force to the device wafer after the modified layer forming step is performed, and the modified layer The element wafer is divided into a plurality of element wafers for the starting point of breaking; in the reforming layer forming step, the reforming layer on the back side is formed to a position deviated from the reforming layer on the front side to the device side, and the The modified layer on the back side is formed with a plurality of layers; the modified layer on the back side includes the modified layer stacked in the vertical direction; the modified layer formed next to the modified layer on the surface side is The modified layer formed to overlap the surface side in the thickness direction of the element wafer; the side surface of the element wafer broken along the plurality of modified layers is the most prominent on the surface side.

根據本發明的元件晶片之製造方法,用雷射線束在元件晶圓內部形成複數層的改質層來把元件晶圓破斷成一個一個的元件晶片,在表面側把沿分割預定線所形成之2條的改質層從分割預定線的兩緣形成往中心靠近,在背面側沿兩緣形成改質層。 According to the method for manufacturing a component wafer of the present invention, a plurality of modified layers are formed inside the component wafer with a laser beam to break the component wafer into one component wafer, and the surface side is formed along the planned dividing line The two modified layers are formed from the two edges of the planned dividing line toward the center, and the modified layers are formed along both edges on the back side.

從而,在分割了元件晶圓之元件晶片中,晶片的側面從表面朝斜下側(晶片中心側)傾斜的緣故,在 晶片彼此被連結之際,在元件面側鄰接的晶片間不會形成間隙。因此,在把複數個元件晶片排成1列之際,可以在鄰接的元件間幾乎沒有間隙地把複數個元件晶片排列成1列。 Therefore, in the element wafer in which the element wafer is divided, the side surface of the wafer is inclined from the surface to the obliquely lower side (the center side of the wafer). When the wafers are connected to each other, no gap is formed between the adjacent wafers on the device surface side. Therefore, when arranging a plurality of element wafers in a row, the plurality of element wafers can be arranged in a row with almost no gaps between adjacent elements.

而且,把在元件晶圓所形成的改質層從破斷起點分割成複數個元件晶片的緣故,不會發生崩缺,也具有在盡量靠近到分割預定線的邊緣部的部分可以破斷成元件晶片之效果。 In addition, since the modified layer formed on the element wafer is divided into a plurality of element wafers from the breaking point, chipping does not occur, and it can be broken into parts as close as possible to the edge of the planned division line. The effect of the component chip.

10‧‧‧夾盤床臺 10‧‧‧Chuck bed

11‧‧‧半導體晶圓 11‧‧‧Semiconductor Wafer

13、13a、13b‧‧‧分割預定線(切割道) 13, 13a, 13b‧‧‧Preparation line (cutting path)

14‧‧‧聚光器 14‧‧‧Concentrator

15‧‧‧元件 15‧‧‧Component

20‧‧‧分割裝置 20‧‧‧Splitting device

21‧‧‧改質層 21‧‧‧Modified layer

22‧‧‧擴張滾筒 22‧‧‧Expansion drum

23‧‧‧元件晶片 23‧‧‧Component chip

24‧‧‧框保持手段 24‧‧‧Frame keeping means

25‧‧‧切割道部 25‧‧‧Cut Road Department

26‧‧‧框保持構件 26‧‧‧Frame holding member

27‧‧‧線感測器 27‧‧‧Line sensor

[圖1]為半導體晶圓的表面側立體圖。 [Fig. 1] A perspective view of the front side of a semiconductor wafer.

[圖2]為把半導體晶圓的表面側貼著到作為外周圍部被安裝到環狀框的黏著膠帶之延展膠帶的狀態的立體圖。 [Fig. 2] is a perspective view of a state in which the surface side of the semiconductor wafer is attached to the spreading tape, which is an adhesive tape attached to the ring frame as the outer peripheral part.

[圖3]為說明改質層形成步驟的一部分剖面側視圖。 [Fig. 3] is a partial cross-sectional side view illustrating the step of forming a modified layer.

[圖4]為說明在改質層形成步驟形成改質層的位置之半導體晶圓的背面側的一部分放大圖。 [FIG. 4] An enlarged view of a part of the back side of the semiconductor wafer explaining the position where the modified layer is formed in the modified layer forming step.

[圖5]圖5(A)為表示本發明第1實施方式的改質層形成方法之剖視圖;圖5(B)為表示第2實施方式的改質層形成方法之剖視圖。 [Fig. 5] Fig. 5(A) is a cross-sectional view showing the method of forming a modified layer according to the first embodiment of the present invention; Fig. 5(B) is a cross-sectional view showing the method of forming a modified layer according to the second embodiment.

[圖6]圖6(A)及圖6(B)為表示分割步驟的一部分剖面側視圖;圖6(C)為圖6(B)的A部分的放大圖。 [Fig. 6] Figs. 6(A) and 6(B) are partial cross-sectional side views showing the dividing step; Fig. 6(C) is an enlarged view of part A of Fig. 6(B).

[圖7]為把複數個元件晶片排成1列之線感測器的剖視圖。 [Fig. 7] is a cross-sectional view of a line sensor in which a plurality of element chips are arranged in a row.

以下,參閱圖面詳細說明本發明的實施方式。參閱圖1,表示有半導體晶圓(元件晶圓)的立體圖。表示在圖1的元件晶圓11,係例如利用厚度為300μm的矽晶圓所製成,在表面11a複數條分割預定線(切割道)13被形成為格子狀,同時,在利用複數條分割預定線13所區劃出的各領域形成CCD、CMOS等的元件15。 Hereinafter, the embodiments of the present invention will be described in detail with reference to the drawings. Referring to FIG. 1, there is shown a perspective view of a semiconductor wafer (element wafer). The element wafer 11 shown in FIG. 1 is made of, for example, a silicon wafer with a thickness of 300 μm. On the surface 11a, a plurality of planned dividing lines (dicing lanes) 13 are formed in a grid shape, and at the same time, a plurality of divided Elements 15 such as CCD and CMOS are formed in each area divided by the predetermined line 13.

如此構成的半導體晶圓11,係把形成複數個元件15之元件領域17、以及圍繞元件領域17的外周圍餘剩領域19,具備在其表面11a。11b為半導體晶圓11的背面。 The semiconductor wafer 11 thus constituted is provided with an element area 17 in which a plurality of elements 15 are formed and an outer peripheral area 19 surrounding the element area 17 on its surface 11a. 11b is the back surface of the semiconductor wafer 11.

作為本發明的元件晶片之製造方法的加工對象的晶圓,並不限定在如圖1表示的半導體晶圓11,也包含在藍寶石基板上形成氮化鎵等的磊晶層(發光層)而構成的光元件晶圓等的元件晶圓。 The wafer to be processed in the method of manufacturing the element wafer of the present invention is not limited to the semiconductor wafer 11 shown in FIG. 1, but also includes forming an epitaxial layer (light emitting layer) such as gallium nitride on a sapphire substrate. An element wafer such as an optical element wafer.

在有關本發明實施方式的元件晶片之製造方法中,在加工之前,如圖2所表示,把元件晶圓11的表面11a貼著到,利用外周圍部被安裝到環狀框F的黏著膠帶所構成的延展膠帶T。從而,在加工之際,露出元件晶圓11的背面11b。 In the method of manufacturing the element wafer according to the embodiment of the present invention, before processing, as shown in FIG. 2, the surface 11a of the element wafer 11 is attached to the surface 11a, and the outer periphery is attached to the ring frame F using adhesive tape The formed stretched tape T. Therefore, during processing, the back surface 11b of the element wafer 11 is exposed.

在本實施方式的元件晶片之製造方法中,首先,實施保持步驟,係使元件晶圓11的表面11a側與雷射加工裝置的夾盤床臺的保持面相對面而保持元件晶圓11。 In the manufacturing method of the element wafer of this embodiment, first, the holding step is performed to hold the element wafer 11 by making the surface 11a side of the element wafer 11 face the holding surface of the chuck table of the laser processing apparatus.

亦即,如圖3所示,用雷射加工裝置的夾盤床臺10介隔著延展膠帶T來吸引保持元件晶圓11,使元件晶圓11的背面11b側朝上方露出。接著,用夾鉗12夾持環狀框F並固定。 That is, as shown in FIG. 3, the chuck bed 10 of the laser processing apparatus is used to suck and hold the element wafer 11 through the spreading tape T, and the back surface 11b of the element wafer 11 is exposed upward. Next, the ring frame F is clamped by the clamp 12 and fixed.

在用夾盤床臺10保持元件晶圓11的狀態下,實施改質層形成步驟,係用雷射線束發生單元的聚光器14,把相對於元件晶圓11具有透過性的波長(例如1064nm)的脈衝雷射線束的聚光點,位置到與分割預定線13對應的晶圓11的內部,從晶圓11的背面11b側照射雷射線束,同時把夾盤床臺10朝箭頭X1方向或是X2方向予以加工進給,在晶圓內部形成複數層的改質層21。 In the state where the element wafer 11 is held by the chuck table 10, the reforming layer forming step is performed. The condenser 14 of the lightning beam generation unit is used to reduce the wavelength (for example, 1064nm) pulsed laser beam, the position is to the inside of the wafer 11 corresponding to the planned dividing line 13, the laser beam is irradiated from the back side 11b of the wafer 11, and the chuck bed 10 is directed toward the arrow X1 Processing and feeding are performed in the X2 direction or the X2 direction, and multiple modified layers 21 are formed inside the wafer.

有關在該改質層形成步驟所形成的改質層的位置,參閱圖4說明之。在圖4,說明了把有必要把元件做緊密排列的邊側的分割預定線作為13a,以及把沒有必要把元件做緊密排列的邊側的分割預定線作為13b。 The position of the modified layer formed in this modified layer forming step is described with reference to FIG. 4. In FIG. 4, it is illustrated that the planned dividing line on the side where the components need to be closely arranged is referred to as 13a, and the planned dividing line on the side where the components are not required to be closely arranged as 13b.

在分割預定線13a,沿分割預定線13a的寬度方向的兩緣,在晶圓11的內部,形成2條的改質層21。該方向的改質層21的形成乃是在晶圓11的厚度方向形成複數層。 In the planned dividing line 13a, two modified layers 21 are formed inside the wafer 11 along the two edges in the width direction of the planned dividing line 13a. The formation of the modified layer 21 in this direction is to form a plurality of layers in the thickness direction of the wafer 11.

有關分割預定線13b,係沿分割預定線13b的概略中心在晶圓內部形成1條改質層21。該方向的改質層21的形成也在晶圓11的厚度方向形成複數層。 Regarding the planned dividing line 13b, one modified layer 21 is formed inside the wafer along the approximate center of the planned dividing line 13b. The formation of the reforming layer 21 in this direction also forms a plurality of layers in the thickness direction of the wafer 11.

參閱圖5,有關改質層形成步驟更進一步詳細 說明之。圖5(A)為表示第1實施方式的改質層形成步驟之剖視圖。在第1實施方式的改質層形成步驟中,首先在靠近元件晶圓11的表面11a之側,在從分割預定線13a的兩緣靠指定距離中心側的位置形成2條相互地平行的改質層21。 Referring to Figure 5, the steps of forming the modified layer are further detailed Explain it. Fig. 5(A) is a cross-sectional view showing a step of forming a modified layer in the first embodiment. In the modified layer forming step of the first embodiment, first, on the side close to the surface 11a of the element wafer 11, two parallel modified layers are formed at a predetermined distance from both edges of the planned dividing line 13a.质层21。 Quality layer 21.

接著,在把用聚光器14所聚光的雷射線束的聚光點P上升到晶圓11的背面11b側的位置,沿著分割預定線13a的兩緣形成相互地平行的2條改質層21。更進一步,把雷射線束的聚光點P位置到晶圓11的背面11b側,形成相互地平行的2條改質層21,使得與在稍前所形成的改質層21重疊在上下方向。經由分度進給晶圓11的方式,沿著鄰接的分割預定線13a形成複數層同樣2條改質層21。 Next, when the condensing point P of the thunder ray beam condensed by the condenser 14 is raised to the position on the back side 11b side of the wafer 11, two parallel modified lines are formed along the two edges of the planned dividing line 13a.质层21。 Quality layer 21. Furthermore, the condensing point P of the thunder ray beam is positioned on the back side 11b side of the wafer 11, and two modified layers 21 are formed parallel to each other so as to overlap the modified layer 21 formed earlier in the vertical direction . The wafer 11 is fed through the index, and two modified layers 21 are formed along the adjacent planned dividing line 13a.

尚且,在圖5(A)所示的實施方式中,是形成1層靠近晶圓11的表面11a之側的改質層21,形成2層在上下方向重疊的背面11b側的改質層21;但改質層21的層數不限於此,也可以形成2層以上的表面11a側的改質層21,僅1層的背面11b側的改質層21,或是形成3層以上。 Furthermore, in the embodiment shown in FIG. 5(A), one modified layer 21 on the side close to the surface 11a of the wafer 11 is formed, and two modified layers 21 on the back surface 11b side overlapping in the vertical direction are formed. ; But the number of layers of the modified layer 21 is not limited to this, it is also possible to form two or more modified layers 21 on the surface 11a side, only one modified layer 21 on the back surface 11b side, or three or more layers.

有關分割預定線13b,為沒有必要緊密排列元件的邊側的緣故,所以沿分割預定線13b的中心在上下方向重疊那般,形成複數層的改質層21。 Regarding the planned dividing line 13b, since it is not necessary to closely arrange the sides of the elements, a plurality of modified layers 21 are formed as if they overlap in the vertical direction along the center of the planned dividing line 13b.

參閱圖5(B),顯示有表示本發明第2實施方式的改質層形成步驟之剖視圖。在本實施方式的改質層 形成步驟,晶圓11的表面11a側的改質層21與接下來形成的改質層21形成交疊(overlap)在晶圓11的厚度方向。 Referring to FIG. 5(B), there is shown a cross-sectional view showing a step of forming a modified layer according to a second embodiment of the present invention. In the modified layer of this embodiment In the forming step, the modified layer 21 on the surface 11a side of the wafer 11 and the modified layer 21 to be formed next are overlapped in the thickness direction of the wafer 11.

該交疊的長度為30μm左右者為佳。如此經由交疊改質層21而予以形成的方式,確認到了可以確實形成從改質層21開始傳播之期望的破裂。 The length of the overlap is preferably about 30 μm. The method of forming by overlapping the modified layer 21 in this manner confirmed that the desired cracks that propagated from the modified layer 21 can be formed reliably.

改質層形成步驟中的加工條件,係例如可以設定成如下。 The processing conditions in the step of forming the modified layer can be set as follows, for example.

光源:LD激勵Q切換器Nd:YVO4脈衝雷射 Light source: LD excitation Q switch Nd: YVO4 pulse laser

波長:1064nm Wavelength: 1064nm

平均輸出:0.2W Average output: 0.2W

重複頻率:80kHz Repetition frequency: 80kHz

聚光點徑:Φ1μm Spot diameter: Φ1μm

加工進給速度:100nm/s Processing feed rate: 100nm/s

在實施了改質層形成步驟後,實施分割步驟,係對元件晶圓11賦予外力,以改質層21為破斷起點把元件晶圓11分割成複數個元件晶片。 After the reforming layer forming step is performed, the dividing step is performed to apply an external force to the element wafer 11, and the element wafer 11 is divided into a plurality of element wafers using the reforming layer 21 as a breaking point.

有關該分割步驟參閱圖6說明之。參閱圖6(A),分割裝置20具備:擴張滾筒22、以及保持環狀框F之框保持手段24。擴張滾筒22具有比環狀框F的內徑小、比貼著在被安裝到環狀框F的延展膠帶T之晶圓11的外徑大的內徑。 Refer to Figure 6 for the description of the segmentation step. 6(A), the dividing device 20 includes an expansion roller 22 and a frame holding means 24 for holding the ring frame F. The expansion roller 22 has an inner diameter smaller than the inner diameter of the ring frame F and larger than the outer diameter of the wafer 11 attached to the spreading tape T attached to the ring frame F.

框保持手段24,係利用環狀的框保持構件 26、以及作為配設在框保持構件26的外周圍的固定手段之複數個夾鉗28所構成。框保持構件26的上表面形成載置環狀框F的載置面26a,在該載置面26a上載置環狀框F。 The frame holding means 24 uses a ring-shaped frame holding member 26. It is composed of a plurality of clamps 28 as fixing means arranged on the outer periphery of the frame holding member 26. The upper surface of the frame holding member 26 forms a mounting surface 26a on which the ring-shaped frame F is mounted, and the ring-shaped frame F is mounted on the mounting surface 26a.

接著,被載置到載置面26a上的環狀框F,係藉由夾鉗28被固定在框保持構件26。如此構成之框保持手段24被連結到氣缸30的活塞桿32,經由作動氣缸30的方式,框保持構件26被移動在上下方向。 Next, the ring-shaped frame F placed on the placement surface 26 a is fixed to the frame holding member 26 by the clamp 28. The frame holding means 24 configured in this way is connected to the piston rod 32 of the air cylinder 30, and the frame holding member 26 is moved in the up and down direction via the actuation of the air cylinder 30.

有關使用如此構成之分割裝置20並進行實施的晶圓分割步驟,參閱圖6(A)~圖6(C)說明之。如圖6(A)所表示,把介隔著延展膠帶T支撐晶圓11的環狀框F,載置到框保持構件26的載置面26a上,藉由夾鉗28固定到框保持構件26。此時,框保持構件26係其載置面26a位置到與擴張滾筒22的上端為略相同高度之基準位置。 Regarding the wafer dicing step performed by using the dicing device 20 configured in this way, refer to FIGS. 6(A) to 6(C) for description. As shown in FIG. 6(A), the ring-shaped frame F supporting the wafer 11 through the spreading tape T is placed on the placement surface 26a of the frame holding member 26 and fixed to the frame holding member by clamps 28 26. At this time, the frame holding member 26 sets the position of the placement surface 26a to a reference position that is approximately the same height as the upper end of the expansion drum 22.

接著,驅動氣缸30,把框保持構件26下降到如圖6(B)所表示之擴張位置。經此,被固定在框保持構件26的載置面26a上的環狀框F也下降的緣故,被安裝到環狀框F的延展膠帶T抵接到擴張滾筒22的上端緣,主要被擴張在半徑方向。 Next, the air cylinder 30 is driven to lower the frame holding member 26 to the expanded position as shown in FIG. 6(B). As a result, the ring-shaped frame F fixed to the mounting surface 26a of the frame holding member 26 also descends, and the spreading tape T attached to the ring-shaped frame F abuts on the upper edge of the expansion roller 22 and is mainly expanded In the radial direction.

其結果,在被貼著到延展膠帶T的晶圓11,作用有放射狀的張力。如此,在晶圓11作用有放射狀的張力的話,晶圓11係以改質層21為破斷起點被破斷,被分割成一個一個的元件晶片23。 As a result, radial tension acts on the wafer 11 adhered to the spreading tape T. In this way, when a radial tension is applied to the wafer 11, the wafer 11 is broken with the modified layer 21 as a breaking point, and is divided into element wafers 23 one by one.

在本實施方式的元件晶片之製造方法中,有關有必要緊密排列元件的邊側的分割預定線13a,係沿著各分割預定線13a在相同高度形成2條改質層21,在晶圓11的厚度方向形成複數個改質層21。 In the method of manufacturing the element wafer of this embodiment, regarding the planned division lines 13a on the sides where the elements must be closely arranged, two modified layers 21 are formed at the same height along each planned division line 13a, and the wafer 11 A plurality of modified layers 21 are formed in the thickness direction.

更進一步,比起最靠近晶圓11的表面11a側之一對改質層21,更靠近背面側之一對改質層21是形成在靠近元件15之側的緣故,如圖6(B)的A部分的放大圖也就是圖6(C)所表示,分割晶圓11後所得到的元件晶片23的側面是從形成元件15的表面朝晶片中心側斜向傾斜。更進一步,在鄰接的元件晶片23之間殘留切割道部25。 Furthermore, compared to the pair of modified layers 21 on the side closest to the surface 11a of the wafer 11, the pair of modified layers 21 on the back side is formed on the side closer to the element 15, as shown in FIG. 6(B) The enlarged view of part A of is shown in FIG. 6(C). The side surface of the element wafer 23 obtained after the wafer 11 is divided is obliquely inclined from the surface where the element 15 is formed toward the center of the wafer. Furthermore, the dicing path 25 remains between adjacent element wafers 23.

特別是未圖示的是,有關與在第1方向伸長的分割預定線13a正交的分割預定線13b,係如圖4所表示,在分割預定線13b的略中心部分形成1條改質層21的緣故,實施如圖6所表示的分割步驟的話,各元件晶片23的側面係相對於在表面所形成的元件15為垂直。 Particularly not shown, regarding the planned dividing line 13b orthogonal to the planned dividing line 13a elongated in the first direction, as shown in FIG. 4, a modified layer is formed at a substantially central portion of the planned dividing line 13b For the reason of 21, when the dividing step shown in FIG. 6 is performed, the side surface of each element wafer 23 is perpendicular to the elements 15 formed on the surface.

根據上述實施方式的元件晶片之製造方法,有關有必要緊密排列元件的邊側,係晶片的側面從表面朝晶片中心側斜向傾斜的緣故,所以使複數個元件晶片23連結,例如,在如圖7所表示之構成了線感測器27的情況下,可以讓鄰接的元件15彼此幾乎可以沒有間隙般地整齊排列元件晶片23。 According to the method of manufacturing the element wafer of the above-mentioned embodiment, it is necessary to closely arrange the side of the element because the side of the wafer is inclined obliquely from the surface to the center of the wafer. Therefore, a plurality of element wafers 23 are connected, for example, When the line sensor 27 is configured as shown in FIG. 7, the adjacent elements 15 can be arranged so that the element wafers 23 can be neatly arranged with almost no gaps.

在上述實施方式中,就有關把本發明的元件晶片適用到半導體晶圓來製造CCD、CMOS等的攝像元件 晶片之例進行了說明,但本發明的製造方法不限於此,對於適用到在表面形成複數個LED的光元件晶圓的分割,以製造LED晶片的方法也同樣可以適用。 In the above-mentioned embodiments, the device wafer of the present invention is applied to a semiconductor wafer to manufacture imaging devices such as CCD and CMOS. The example of the wafer has been described, but the manufacturing method of the present invention is not limited to this, and it is also applicable to the method of manufacturing an LED chip by dividing an optical element wafer with a plurality of LEDs formed on the surface.

10‧‧‧夾盤床臺 10‧‧‧Chuck bed

11‧‧‧半導體晶圓 11‧‧‧Semiconductor Wafer

11a‧‧‧表面 11a‧‧‧surface

11b‧‧‧半導體晶圓11的背面 11b‧‧‧The back side of semiconductor wafer 11

13a‧‧‧分割預定線(切割道) 13a‧‧‧Preparation line (cutting path)

14‧‧‧聚光器 14‧‧‧Concentrator

15‧‧‧元件 15‧‧‧Component

21‧‧‧改質層 21‧‧‧Modified layer

P‧‧‧聚光點 P‧‧‧Spotlight

T‧‧‧延展膠帶 T‧‧‧Extended Tape

Claims (1)

一種元件晶片之製造方法,係從在藉由具有相互地交叉之指定的幅寬之複數個分割預定線所被區劃出的表面的各領域形成元件之元件晶圓,製造元件晶片;其特徵為,具備:保持步驟,係使元件晶圓的表面側與夾盤床臺的保持面相對面來保持元件晶圓;改質層形成步驟,係在實施了該保持步驟後,把相對於元件晶圓具有透過性的波長的雷射線束的聚光點位置到元件晶圓的內部,把該雷射線束從元件晶圓的背面沿著該分割預定線的寬度方向的兩緣進行照射,在上下方向形成複數層相互地平行之2條改質層;以及分割步驟,係在實施了該改質層形成步驟後,對元件晶圓賦予外力,以該改質層為破斷起點把元件晶圓分割成複數個元件晶片;在該改質層形成步驟,把背面側的改質層形成到比表面側的改質層偏到該元件側的位置,並且,該背面側的改質層形成有複數層;該背面側之複數層的改質層,係包含重疊在上下方向的改質層;該表面側的改質層之接下來形成的改質層,係形成與該表面側的改質層交疊在該元件晶圓的厚度方向;沿著該複數層的改質層而破斷的該元件晶片的側面,係表面側為最突出。 A method for manufacturing an element wafer is to manufacture an element wafer from forming an element wafer in each area of the surface divided by a plurality of predetermined dividing lines having a predetermined width that intersect each other; , Including: a holding step, which is to hold the element wafer by making the surface side of the element wafer face the holding surface of the chuck bed; and the reforming layer forming step, after the holding step is carried out, relative to the element wafer The condensing point of the laser beam with the transparent wavelength is to the inside of the element wafer, and the laser beam is irradiated from the back of the element wafer along the two edges in the width direction of the planned dividing line, in the vertical direction Forming a plurality of layers of two modified layers that are parallel to each other; and a dividing step. After the modified layer forming step is performed, an external force is applied to the device wafer, and the device wafer is divided using the modified layer as a breaking point In the modified layer forming step, the modified layer on the back side is formed to a position that is more offset from the modified layer on the front side to the device side, and the modified layer on the back side is formed with a plurality of The modified layer on the back side includes a modified layer that overlaps in the vertical direction; the modified layer formed next to the modified layer on the surface side is formed with the modified layer on the surface side Overlapping in the thickness direction of the device wafer; the side surface of the device wafer broken along the plurality of modified layers is the most protruding surface side.
TW105103299A 2015-03-05 2016-02-02 Component chip manufacturing method TWI700735B (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2015043601A JP6494334B2 (en) 2015-03-05 2015-03-05 Device chip manufacturing method
JP2015-043601 2015-03-05

Publications (2)

Publication Number Publication Date
TW201709290A TW201709290A (en) 2017-03-01
TWI700735B true TWI700735B (en) 2020-08-01

Family

ID=56847355

Family Applications (1)

Application Number Title Priority Date Filing Date
TW105103299A TWI700735B (en) 2015-03-05 2016-02-02 Component chip manufacturing method

Country Status (4)

Country Link
JP (1) JP6494334B2 (en)
KR (1) KR102379114B1 (en)
CN (1) CN105935842B (en)
TW (1) TWI700735B (en)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6745165B2 (en) * 2016-08-09 2020-08-26 株式会社ディスコ Wafer processing method
CN106328778B (en) * 2016-09-14 2019-03-08 中国科学院半导体研究所 Stealth cutting preparation just, fall and inverted trapezoidal mesa-shaped substrate LED chip method
DE102016224978B4 (en) * 2016-12-14 2022-12-29 Disco Corporation substrate processing method
DE102017200631B4 (en) 2017-01-17 2022-12-29 Disco Corporation Method of processing a substrate
JP6821261B2 (en) * 2017-04-21 2021-01-27 株式会社ディスコ Processing method of work piece
JP7007052B2 (en) * 2017-09-19 2022-01-24 株式会社ディスコ Wafer processing method
JP7148816B2 (en) * 2019-09-30 2022-10-06 日亜化学工業株式会社 Method for manufacturing light-emitting element

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006245043A (en) * 2005-02-28 2006-09-14 Toyoda Gosei Co Ltd Method of manufacturing group iii nitride-based compound semiconductor element, and light emitting element

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4408361B2 (en) * 2003-09-26 2010-02-03 株式会社ディスコ Wafer division method
JP4385746B2 (en) * 2003-11-28 2009-12-16 三菱化学株式会社 Nitride semiconductor device manufacturing method
JP2007273743A (en) 2006-03-31 2007-10-18 Kyocera Corp Semiconductor substrate and dicing method thereof
JP2009124077A (en) * 2007-11-19 2009-06-04 Denso Corp Semiconductor chip and its production process
JP2010073821A (en) 2008-09-17 2010-04-02 Disco Abrasive Syst Ltd Wafer dividing method
BRPI1008737B1 (en) * 2009-02-25 2019-10-29 Nichia Corp method for fabricating semiconductor element
JP5446325B2 (en) * 2009-03-03 2014-03-19 豊田合成株式会社 Laser processing method and compound semiconductor light emitting device manufacturing method
CN101807647A (en) * 2010-03-19 2010-08-18 厦门市三安光电科技有限公司 Process for manufacturing AlGaInP light-emitting diode with inclined side face
JP5361916B2 (en) * 2011-02-04 2013-12-04 三星ダイヤモンド工業株式会社 Laser scribing method
TW201301557A (en) * 2011-06-17 2013-01-01 Univ Nat Cheng Kung Light-emitting device structure and method for manufacturing the same
JP2013089714A (en) * 2011-10-17 2013-05-13 Disco Abrasive Syst Ltd Chip formation method
JP5995563B2 (en) * 2012-07-11 2016-09-21 株式会社ディスコ Optical device processing method

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006245043A (en) * 2005-02-28 2006-09-14 Toyoda Gosei Co Ltd Method of manufacturing group iii nitride-based compound semiconductor element, and light emitting element

Also Published As

Publication number Publication date
CN105935842A (en) 2016-09-14
KR20160108183A (en) 2016-09-19
KR102379114B1 (en) 2022-03-25
JP6494334B2 (en) 2019-04-03
JP2016163016A (en) 2016-09-05
CN105935842B (en) 2019-08-16
TW201709290A (en) 2017-03-01

Similar Documents

Publication Publication Date Title
TWI700735B (en) Component chip manufacturing method
JP6121281B2 (en) Wafer processing method
JP6151557B2 (en) Laser processing method
TWI631665B (en) Optical device processing method
KR102155917B1 (en) Optical device
JP6345742B2 (en) Substrate processing method
WO2013176089A1 (en) Cutting method for item to be processed, item to be processed and semiconductor element
JP6620825B2 (en) Manufacturing method of semiconductor device
KR20150045945A (en) Workpiece cutting method
JP6255192B2 (en) Optical device and processing method of optical device
US20140014976A1 (en) Optical device and processing method of the same
US8927395B2 (en) Wafer processing method
KR20150087115A (en) Optical device and processing method of optical device
KR20160053783A (en) Wafer processing method
KR20180058760A (en) Laser processing method and laser processing apparatus
JP7095012B2 (en) Board processing method
JP2014082317A (en) Wafer processing method
JP2009277778A (en) Method of dividing wafer
US8945963B2 (en) Optical device processing method
JP6837712B2 (en) Wafer processing method
CN117334569A (en) Method for manufacturing chip
JP5645585B2 (en) Division method of optical device unit
JP2007194515A (en) Dividing method for wafer
JP2007287976A (en) Semiconductor substrate
JP2014079791A (en) Laser processing method