TWI511267B - 發光二極體封裝結構及其製造方法 - Google Patents

發光二極體封裝結構及其製造方法 Download PDF

Info

Publication number
TWI511267B
TWI511267B TW102134505A TW102134505A TWI511267B TW I511267 B TWI511267 B TW I511267B TW 102134505 A TW102134505 A TW 102134505A TW 102134505 A TW102134505 A TW 102134505A TW I511267 B TWI511267 B TW I511267B
Authority
TW
Taiwan
Prior art keywords
electrode
light emitting
emitting diode
package structure
substrate
Prior art date
Application number
TW102134505A
Other languages
English (en)
Other versions
TW201511221A (zh
Inventor
Hou Te Lin
Fu Hsiang Yeh
Chao Hsiung Chang
Pin Chuan Chen
Lung Hsin Chen
Original Assignee
Advanced Optoelectronic Tech
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Optoelectronic Tech filed Critical Advanced Optoelectronic Tech
Publication of TW201511221A publication Critical patent/TW201511221A/zh
Application granted granted Critical
Publication of TWI511267B publication Critical patent/TWI511267B/zh

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/16Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
    • H01L25/167Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits comprising optoelectronic devices, e.g. LED, photodiodes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05553Shape in top view being rectangular
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/0601Structure
    • H01L2224/0603Bonding areas having different sizes, e.g. different heights or widths
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48257Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a die pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/85909Post-treatment of the connector or wire bonding area
    • H01L2224/8592Applying permanent coating, e.g. protective coating
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Led Device Packages (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)

Description

發光二極體封裝結構及其製造方法
本發明涉及一種發光二極體封裝結構及其製造方法。
相比於傳統之發光源,發光二極體(Light Emitting Diode,LED)具有重量輕、體積小、污染低、壽命長等優點,其作為一種新型之發光源,已經被越來越廣泛地應用。
在一般之發光二極體封裝結構中,通常會設置一齊納二極體(Zener diode),用於防止突波或靜電造成元件電路受損。然而,傳統之發光二極體封裝結構中,齊納二極體與發光二極體晶片通常是被設置在同一平面上,這樣之設置會造成發光二極體晶片發出之光線容易被齊納二極體吸收,從而減少了發光二極體封裝結構之出光亮度。
有鑑於此,有必要提供一種出光亮度較高之發光二極體封裝結構及其製造方法。
一種發光二極體封裝結構,其包括基板以及設置於該基板上之發光二極體晶片和齊納二極體。所述齊納二極體表面還形成有一反射層。
一種發光二極體封裝結構之製造方法,其包括以下幾個步驟:提供一基板;將一發光二極體晶片設置於基板上;將一齊納二極體設置於基板上;在齊納二極體表面藉由點膠形成一反射層。
上述之發光二極體封裝結構及其製造方法中,因為齊納二極體之表面藉由點膠方式覆蓋一層反射層,該反射層可以對發光二極體芯發出之光線產生反射作用,所以可以大大減少齊納二極體對發光二極體晶片所發出之光線之吸收,從而可以提高發光二極體封裝結構之出光亮度。
100‧‧‧發光二極體封裝結構
10‧‧‧基板
20‧‧‧發光二極體晶片
30‧‧‧齊納二極體
40‧‧‧封裝層
50‧‧‧反射層
11‧‧‧第一電極
12‧‧‧第二電極
13‧‧‧絕緣層
圖1為本發明實施方式中之發光二極體封裝結構之俯視圖。
圖2為圖1中之發光二極體封裝結構之側視圖。
圖3至圖8為本發明實施方式中之發光二極體封裝結構之製造方法之各步驟示意圖。
請參閱圖1以及圖2,本發明實施方式提供之一種發光二極體封裝結構100包括基板10、設置於基板10上之發光二極體晶片20和齊納二極體30以及覆蓋發光二極體晶片20和齊納二極體30之封裝層40。
所述基板10大致呈一矩形之板狀結構,其包括第一電極11、第二電極12以及位於第一電極11和第二電極12之間之絕緣層13。所述 第一電極11和第二電極12相互間隔,所述絕緣層13充填於第一電極11與第二電極12之間之間隙內,用於連接第一電極11與第二電極12並使兩者電絕緣。在本實施方式中,所述第一電極11為p型電極,所述第二電極12為n型電極。
所述發光二極體晶片20設置於第一電極11上,並且藉由導線分別電性連接第一電極11和第二電極12。所述齊納二極體30設置於第二電極12上,並分別電性連接第一電極11和第二電極12。
所述齊納二極體30表面藉由點膠還形成有反射層50,該反射層50覆蓋齊納二極體30,其為矽膠等可固性不透明膠體。在本實施方式中,所述反射層50內還含有反射顆粒TiO2或SiO2。
所述封裝層40形成在基板10之上表面上,並覆蓋發光二極體晶片20、齊納二極體30以及反射層50。所述封裝層40為一透明結構,其材質可為矽、環氧樹脂等。所述封裝層40中還可摻入螢光粉。所述螢光粉材質可選自石榴石(garnet)、矽酸鹽、氮化物、氮氧化物、磷化物、硫化物中之一或幾種組合之化合物。
在本發明之發光二極體封裝結構100中,因為齊納二極體30之表面藉由點膠方式覆蓋一層反射層50,該反射層50可以對發光二極體晶片20發出之光線產生反射作用,所以可以大大減少齊納二極體30對發光二極體晶片20所發出之光線之吸收,從而可以提高發光二極體封裝結構100之出光亮度。
本發明實施方式提供之發光二極體封裝結構100之製造方法包括以下幾個步驟:
步驟一:請參閱圖3以及圖4,提供一基板10。所述基板10包括第 一電極11、第二電極12以及位於第一電極11和第二電極12之間之絕緣層13。所述第一電極11和第二電極12相互間隔,所述絕緣層13充填於第一電極11與第二電極12之間之間隙內,用於連接第一電極11與第二電極12並使兩者電絕緣。
步驟二:請參閱圖5以及圖6,將一發光二極體晶片20設置於基板10之第一電極11上,並且藉由導線分別電性連接第一電極11和第二電極12。
步驟三:將一齊納二極體30設置於基板10之第二電極12上,並分別電性連接第一電極11和第二電極12。
步驟四:請參閱圖7以及圖8,在齊納二極體30表面藉由點膠形成一反射層50。所述反射層50覆蓋齊納二極體30,其為矽膠等可固性不透明膠體。在本實施方式中,所述反射層50內還含有反射顆粒TiO2或SiO2。
步驟五:請接著參閱圖1以及圖2,在所述基板10之上表面上形成一封裝層40。由此完成整個發光二極體封裝結構100之製作。
100‧‧‧發光二極體封裝結構
10‧‧‧基板
20‧‧‧發光二極體晶片
30‧‧‧齊納二極體
40‧‧‧封裝層
50‧‧‧反射層
11‧‧‧第一電極
12‧‧‧第二電極
13‧‧‧絕緣層

Claims (9)

  1. 一種發光二極體封裝結構,其包括基板以及設置於該基板上之發光二極體晶片和齊納二極體,其改進在於:所述齊納二極體表面還形成有一反射層,反射層為可固性不透明膠體,反射層藉由點膠方式形成在齊納二極體表面,並覆蓋齊納二極體。
  2. 如申請專利範圍第1項所述之發光二極體封裝結構,其中:所述基板包括第一電極、第二電極以及位於第一電極和第二電極之間之絕緣層。
  3. 如申請專利範圍第2項所述之發光二極體封裝結構,其中:所述發光二極體晶片設置於第一電極上,並且藉由導線分別電性連接第一電極和第二電極,所述齊納二極體設置於第二電極上,並分別電性連接第一電極和第二電極。
  4. 如申請專利範圍第1項所述之發光二極體封裝結構,其中:所述反射層內還含有反射顆粒TiO2或SiO2。
  5. 如申請專利範圍第1項所述之發光二極體封裝結構,其中:所述發光二極體封裝結構還包括一封裝層,所述封裝層形成在基板之上表面上,並覆蓋發光二極體晶片、齊納二極體以及反射層。
  6. 一種發光二極體封裝結構之製造方法,其包括以下幾個步驟:提供一基板;將一發光二極體晶片設置於基板上;將一齊納二極體設置於基板上;在齊納二極體表面藉由點膠形成一反射層。
  7. 如申請專利範圍第6項所述之發光二極體封裝結構之製造方法,其中:所述基板包括第一電極、第二電極以及位於第一電極和第二電極之間之絕 緣層。
  8. 如申請專利範圍第7項所述之發光二極體封裝結構之製造方法,其中:所述發光二極體晶片設置於第一電極上,並且藉由導線分別電性連接第一電極和第二電極,所述齊納二極體設置於第二電極上,並分別電性連接第一電極和第二電極。
  9. 如申請專利範圍第6項所述之發光二極體封裝結構之製造方法,其中:在齊納二極體表面藉由點膠形成一反射層之步驟之後,還包括在基板之上表面上形成一封裝層之步驟。
TW102134505A 2013-08-29 2013-09-25 發光二極體封裝結構及其製造方法 TWI511267B (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201310383351.0A CN104425694A (zh) 2013-08-29 2013-08-29 发光二极管封装结构及其制造方法

Publications (2)

Publication Number Publication Date
TW201511221A TW201511221A (zh) 2015-03-16
TWI511267B true TWI511267B (zh) 2015-12-01

Family

ID=52581939

Family Applications (1)

Application Number Title Priority Date Filing Date
TW102134505A TWI511267B (zh) 2013-08-29 2013-09-25 發光二極體封裝結構及其製造方法

Country Status (3)

Country Link
US (1) US20150060912A1 (zh)
CN (1) CN104425694A (zh)
TW (1) TWI511267B (zh)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105390395B (zh) * 2015-12-02 2018-08-31 广东晶科电子股份有限公司 齐纳二极管的制作方法和led封装器件
US10770636B2 (en) * 2018-02-14 2020-09-08 Epistar Corporation Light emitting device and manufacturing method thereof
CN110164857B (zh) * 2018-02-14 2024-04-09 晶元光电股份有限公司 发光装置
CN116682818A (zh) * 2021-05-25 2023-09-01 泉州三安半导体科技有限公司 一种led发光装置

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW201203637A (en) * 2010-04-28 2012-01-16 Lg Innotek Co Ltd Light emitting device package
TW201238104A (en) * 2011-03-02 2012-09-16 Seoul Semiconductor Co Ltd Light emitting diode package

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6054716A (en) * 1997-01-10 2000-04-25 Rohm Co., Ltd. Semiconductor light emitting device having a protecting device
CN101924099B (zh) * 2009-06-11 2012-03-21 亿光电子工业股份有限公司 发光二极管装置
JP5768435B2 (ja) * 2010-04-16 2015-08-26 日亜化学工業株式会社 発光装置
US8575639B2 (en) * 2011-02-16 2013-11-05 Cree, Inc. Light emitting devices for light emitting diodes (LEDs)
KR20130057903A (ko) * 2011-11-24 2013-06-03 엘지이노텍 주식회사 발광소자 패키지
KR102006388B1 (ko) * 2012-11-27 2019-08-01 삼성전자주식회사 발광 소자 패키지

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW201203637A (en) * 2010-04-28 2012-01-16 Lg Innotek Co Ltd Light emitting device package
TW201238104A (en) * 2011-03-02 2012-09-16 Seoul Semiconductor Co Ltd Light emitting diode package

Also Published As

Publication number Publication date
CN104425694A (zh) 2015-03-18
US20150060912A1 (en) 2015-03-05
TW201511221A (zh) 2015-03-16

Similar Documents

Publication Publication Date Title
TWI677112B (zh) 發光二極體裝置的製作方法
TWI610465B (zh) 發光二極體組件及製作方法
JP2016171316A (ja) 発光素子及びこれを備えたライトユニット
TWI469393B (zh) 發光二極體封裝結構及封裝方法
TWI511267B (zh) 發光二極體封裝結構及其製造方法
TW201427087A (zh) 發光二極體及其封裝結構
JP2023100965A (ja) 反射性側面コーディングを伴う発光デバイスパッケージ
TWI479699B (zh) 發光二極體封裝結構之製造方法
TWI644454B (zh) Light-emitting diode structure
TW201340388A (zh) 發光二極體晶粒及其製造方法
TWI446595B (zh) 半導體封裝結構
TWI524501B (zh) 發光二極體封裝結構及其製造方法
TW201401566A (zh) 發光二極體的封裝方法
TWI425613B (zh) Led燈條結構及其製造方法
JP2016092016A (ja) 発光体
TWI513067B (zh) 發光二極體結構
TWI488337B (zh) 發光元件及其製作方法
TWI483420B (zh) 發光二極體模組
KR101294711B1 (ko) 반도체 발광소자
TW201511339A (zh) 發光二極體製造方法
TWI521745B (zh) 發光二極體封裝結構及其製造方法
TWI548118B (zh) 發光元件及其製作方法
TWM496847U (zh) 發光模組
WO2014119146A1 (ja) 発光装置の製造方法及び発光装置
KR102424726B1 (ko) 발광 소자 패키지

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees