TWI457929B - 初始程式電壓線性估計之方法及非揮發性記憶體 - Google Patents

初始程式電壓線性估計之方法及非揮發性記憶體 Download PDF

Info

Publication number
TWI457929B
TWI457929B TW096134052A TW96134052A TWI457929B TW I457929 B TWI457929 B TW I457929B TW 096134052 A TW096134052 A TW 096134052A TW 96134052 A TW96134052 A TW 96134052A TW I457929 B TWI457929 B TW I457929B
Authority
TW
Taiwan
Prior art keywords
page
memory
sample
program voltage
block
Prior art date
Application number
TW096134052A
Other languages
English (en)
Chinese (zh)
Other versions
TW200837755A (en
Inventor
Loc Tu
Charles Moana Hook
Yan Li
Original Assignee
Sandisk Technologies Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US11/531,230 external-priority patent/US7599223B2/en
Priority claimed from US11/531,227 external-priority patent/US7453731B2/en
Application filed by Sandisk Technologies Inc filed Critical Sandisk Technologies Inc
Publication of TW200837755A publication Critical patent/TW200837755A/zh
Application granted granted Critical
Publication of TWI457929B publication Critical patent/TWI457929B/zh

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
    • G11C11/5621—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using charge storage in a floating gate
    • G11C11/5628—Programming or writing circuits; Data input circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
    • G11C16/0483—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells having several storage transistors connected in series
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/10—Programming or data input circuits
    • G11C16/12—Programming voltage switching circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/30—Power supply circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
    • G11C16/3436—Arrangements for verifying correct programming or erasure
    • G11C16/3454—Arrangements for verifying correct programming or for detecting overprogrammed cells
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
    • G11C29/021—Detection or location of defective auxiliary circuits, e.g. defective refresh counters in voltage or current generators
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
    • G11C29/028—Detection or location of defective auxiliary circuits, e.g. defective refresh counters with adaption or trimming of parameters
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/10—Programming or data input circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Read Only Memory (AREA)
TW096134052A 2006-09-12 2007-09-12 初始程式電壓線性估計之方法及非揮發性記憶體 TWI457929B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/531,230 US7599223B2 (en) 2006-09-12 2006-09-12 Non-volatile memory with linear estimation of initial programming voltage
US11/531,227 US7453731B2 (en) 2006-09-12 2006-09-12 Method for non-volatile memory with linear estimation of initial programming voltage

Publications (2)

Publication Number Publication Date
TW200837755A TW200837755A (en) 2008-09-16
TWI457929B true TWI457929B (zh) 2014-10-21

Family

ID=39185663

Family Applications (1)

Application Number Title Priority Date Filing Date
TW096134052A TWI457929B (zh) 2006-09-12 2007-09-12 初始程式電壓線性估計之方法及非揮發性記憶體

Country Status (5)

Country Link
EP (2) EP2383748A3 (enExample)
JP (1) JP4819951B2 (enExample)
KR (1) KR101410288B1 (enExample)
TW (1) TWI457929B (enExample)
WO (1) WO2008033693A2 (enExample)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7453731B2 (en) 2006-09-12 2008-11-18 Sandisk Corporation Method for non-volatile memory with linear estimation of initial programming voltage
US7606091B2 (en) 2006-09-12 2009-10-20 Sandisk Corporation Method for non-volatile memory with reduced erase/write cycling during trimming of initial programming voltage
US7599223B2 (en) 2006-09-12 2009-10-06 Sandisk Corporation Non-volatile memory with linear estimation of initial programming voltage
US7606077B2 (en) 2006-09-12 2009-10-20 Sandisk Corporation Non-volatile memory with reduced erase/write cycling during trimming of initial programming voltage
JP5032290B2 (ja) * 2007-12-14 2012-09-26 株式会社東芝 不揮発性半導体記憶装置
KR100960479B1 (ko) * 2007-12-24 2010-06-01 주식회사 하이닉스반도체 플래시 메모리 장치 및 동작 방법
KR100996108B1 (ko) * 2009-01-21 2010-11-22 주식회사 하이닉스반도체 불휘발성 메모리 장치의 프로그램 방법
KR101616099B1 (ko) 2009-12-03 2016-04-27 삼성전자주식회사 플래시 메모리 장치 및 그것의 프로그램 방법
KR20190000663A (ko) * 2017-06-23 2019-01-03 에스케이하이닉스 주식회사 메모리 장치 및 그 동작 방법
US10818358B2 (en) 2017-09-22 2020-10-27 Toshiba Memory Corporation Memory system including a semiconductor memory having a memory cell and a write circuit configured to write data to the memory cell
JP2020119618A (ja) 2019-01-21 2020-08-06 キオクシア株式会社 メモリシステム

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5801989A (en) * 1995-12-11 1998-09-01 Samsung Electronics, Co., Ltd. Method and apparatus for optimizing erase and program times for a non-volatile memory device
US6246611B1 (en) * 2000-02-28 2001-06-12 Advanced Micro Devices, Inc. System for erasing a memory cell
US6335879B1 (en) * 1992-03-17 2002-01-01 Hitachi, Ltd. Method of erasing and programming a flash memory in a single-chip microcomputer having a processing unit and memory
US20030002345A1 (en) * 2000-05-04 2003-01-02 Dror Avni Programming and erasing methods for an NROM array
TW200615950A (en) * 2004-06-10 2006-05-16 Spansion Llc Erase algorithm for multi-level bit flash memory
TWI267864B (en) * 2004-05-06 2006-12-01 Samsung Electronics Co Ltd Method and device for programming control information

Family Cites Families (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5095344A (en) 1988-06-08 1992-03-10 Eliyahou Harari Highly compact eprom and flash eeprom devices
US5070032A (en) 1989-03-15 1991-12-03 Sundisk Corporation Method of making dense flash eeprom semiconductor memory structures
US5172338B1 (en) 1989-04-13 1997-07-08 Sandisk Corp Multi-state eeprom read and write circuits and techniques
US5343063A (en) 1990-12-18 1994-08-30 Sundisk Corporation Dense vertical programmable read only memory cell structure and processes for making them
US5313421A (en) 1992-01-14 1994-05-17 Sundisk Corporation EEPROM with split gate source side injection
US6222762B1 (en) 1992-01-14 2001-04-24 Sandisk Corporation Multi-state memory
JPH0625083A (ja) * 1992-07-10 1994-02-01 Daicel Chem Ind Ltd エステル又はラクトンの製造方法
US5315541A (en) 1992-07-24 1994-05-24 Sundisk Corporation Segmented column memory array
US5555204A (en) * 1993-06-29 1996-09-10 Kabushiki Kaisha Toshiba Non-volatile semiconductor memory device
KR0169267B1 (ko) 1993-09-21 1999-02-01 사토 후미오 불휘발성 반도체 기억장치
US5661053A (en) 1994-05-25 1997-08-26 Sandisk Corporation Method of making dense flash EEPROM cell array and peripheral supporting circuits formed in deposited field oxide with the use of spacers
US5903495A (en) 1996-03-18 1999-05-11 Kabushiki Kaisha Toshiba Semiconductor device and memory system
US5768192A (en) 1996-07-23 1998-06-16 Saifun Semiconductors, Ltd. Non-volatile semiconductor memory cell utilizing asymmetrical charge trapping
US6768165B1 (en) 1997-08-01 2004-07-27 Saifun Semiconductors Ltd. Two bit non-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trapping
JPH11134879A (ja) * 1997-10-30 1999-05-21 Toshiba Corp 不揮発性半導体記憶装置
US6205055B1 (en) * 2000-02-25 2001-03-20 Advanced Micro Devices, Inc. Dynamic memory cell programming voltage
US6304487B1 (en) * 2000-02-28 2001-10-16 Advanced Micro Devices, Inc. Register driven means to control programming voltages
JP3866627B2 (ja) * 2002-07-12 2007-01-10 株式会社東芝 不揮発性半導体メモリ
KR100541819B1 (ko) * 2003-12-30 2006-01-10 삼성전자주식회사 스타트 프로그램 전압을 차등적으로 사용하는 불휘발성반도체 메모리 장치 및 그에 따른 프로그램 방법
US7092290B2 (en) * 2004-11-16 2006-08-15 Sandisk Corporation High speed programming system with reduced over programming
JP4909670B2 (ja) * 2006-01-24 2012-04-04 株式会社東芝 不揮発性半導体記憶装置及びそれを用いた不揮発性メモリシステム
KR101402071B1 (ko) * 2006-09-12 2014-06-27 샌디스크 테크놀로지스, 인코포레이티드 초기 프로그래밍 전압의 트리밍 동안 감소된 소거/기입 사이클링을 위한 비휘발성 메모리 및 방법
KR100780773B1 (ko) * 2006-11-03 2007-11-30 주식회사 하이닉스반도체 플래시 메모리소자의 프로그램 시작 바이어스 설정방법 및이를 이용한 프로그램 방법
JP2008262623A (ja) * 2007-04-11 2008-10-30 Toshiba Corp 不揮発性半導体記憶装置

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6335879B1 (en) * 1992-03-17 2002-01-01 Hitachi, Ltd. Method of erasing and programming a flash memory in a single-chip microcomputer having a processing unit and memory
US5801989A (en) * 1995-12-11 1998-09-01 Samsung Electronics, Co., Ltd. Method and apparatus for optimizing erase and program times for a non-volatile memory device
US6246611B1 (en) * 2000-02-28 2001-06-12 Advanced Micro Devices, Inc. System for erasing a memory cell
US20030002345A1 (en) * 2000-05-04 2003-01-02 Dror Avni Programming and erasing methods for an NROM array
TWI267864B (en) * 2004-05-06 2006-12-01 Samsung Electronics Co Ltd Method and device for programming control information
TW200615950A (en) * 2004-06-10 2006-05-16 Spansion Llc Erase algorithm for multi-level bit flash memory

Also Published As

Publication number Publication date
TW200837755A (en) 2008-09-16
EP2383748A2 (en) 2011-11-02
JP2010503946A (ja) 2010-02-04
WO2008033693A2 (en) 2008-03-20
EP2383748A3 (en) 2012-03-28
KR20090074735A (ko) 2009-07-07
WO2008033693A3 (en) 2008-08-07
JP4819951B2 (ja) 2011-11-24
EP2074626A2 (en) 2009-07-01
KR101410288B1 (ko) 2014-06-20
EP2074626B1 (en) 2012-11-28

Similar Documents

Publication Publication Date Title
TWI457929B (zh) 初始程式電壓線性估計之方法及非揮發性記憶體
CN101512666B (zh) 非易失性存储器和用于线性估计初始编程电压的方法
US8018769B2 (en) Non-volatile memory with linear estimation of initial programming voltage
CN101512665B (zh) 非易失性存储器及用于在初始编程电压的修整期间减少擦除/写入循环的方法
KR101402071B1 (ko) 초기 프로그래밍 전압의 트리밍 동안 감소된 소거/기입 사이클링을 위한 비휘발성 메모리 및 방법
JP4640660B2 (ja) プログラミングに失敗したことが検出されたビットの数に応じて最適化された電圧レベルによってフラッシュメモリーにプログラムする方法。
JP3866627B2 (ja) 不揮発性半導体メモリ
CN101496109B (zh) 具有多块擦除模式的非易失性存储器及其方法
CN100433193C (zh) 电荷注入方法
CN101711414A (zh) 非易失性存储器和用于预测编程的方法
CN101176165A (zh) 快闪存储器装置中的存储块擦除
CN101504864A (zh) 多级单元编程方法及集成电路装置
US7630263B2 (en) Exploiting a statistical distribution of the values of an electrical characteristic in a population of auxiliary memory cells for obtaining reference cells
US7606077B2 (en) Non-volatile memory with reduced erase/write cycling during trimming of initial programming voltage
US7468924B2 (en) Non-volatile memory device capable of reducing threshold voltage distribution
US8045390B2 (en) Memory system with dynamic reference cell and method of operating the same
US12374402B2 (en) Smart early program termination algorithm for neighbor plane disturb countermeasure
WO2025189309A1 (en) Methods and apparatuses for operating a memory device

Legal Events

Date Code Title Description
GD4A Issue of patent certificate for granted invention patent
MM4A Annulment or lapse of patent due to non-payment of fees