TWI456906B - 頻率合成器 - Google Patents

頻率合成器 Download PDF

Info

Publication number
TWI456906B
TWI456906B TW101110549A TW101110549A TWI456906B TW I456906 B TWI456906 B TW I456906B TW 101110549 A TW101110549 A TW 101110549A TW 101110549 A TW101110549 A TW 101110549A TW I456906 B TWI456906 B TW I456906B
Authority
TW
Taiwan
Prior art keywords
delay
frequency
signal
parameter
generate
Prior art date
Application number
TW101110549A
Other languages
English (en)
Other versions
TW201340616A (zh
Inventor
Tung Cheng Hsin
Hsiang Chih Chen
Original Assignee
Novatek Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Novatek Microelectronics Corp filed Critical Novatek Microelectronics Corp
Priority to TW101110549A priority Critical patent/TWI456906B/zh
Priority to US13/681,405 priority patent/US8587353B2/en
Publication of TW201340616A publication Critical patent/TW201340616A/zh
Application granted granted Critical
Publication of TWI456906B publication Critical patent/TWI456906B/zh

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H03L7/197—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division
    • H03L7/1974—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/22—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using more than one loop
    • H03L7/23—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using more than one loop with pulse counters or frequency dividers

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Pulse Circuits (AREA)

Claims (16)

  1. 一種頻率合成器，包含有：一延遲單元，用來接收一參考訊號，並根據一延遲參數，對該參考訊號進行延遲處理，以產生一延遲參考訊號；一鎖相迴路，用來根據該延遲參考訊號與一回授除頻訊號，產生一輸出訊號；一控制單元，用來根據一目標倍率，產生該延遲參數與一除頻參數；一除頻器，用來根據該除頻參數，對該輸出訊號進行除頻處理，以產生該回授除頻訊號；以及一延遲鎖定迴路，用來根據該輸出訊號，產生一延遲級數；其中該控制單元根據該延遲參數與該延遲級數，產生一除頻延遲級數至該延遲單元，使該延遲單元據以對該輸出訊號進行延遲處理，產生該延遲參考訊號。
  2. 如請求項1所述之頻率合成器，其中該鎖相迴路包含有：一相頻偵測器，用來接收該延遲參考訊號與該回授除頻訊號，並據以產生一相位誤差訊號；一電荷泵，用來根據該相位誤差訊號，產生一控制電壓訊號；一迴路濾波器，用來對該控制電壓訊號進行濾波，以產生一濾波訊號；以及一壓控振盪器，用來根據該濾波訊號，產生該輸出訊號。
  3. 如請求項1所述之頻率合成器，其中該延遲參數為一延遲相角，該除頻參數為一除頻倍率。
  4. 如請求項1所述之頻率合成器，其中該控制單元根據該目標倍率與一延遲設定值，產生該延遲參數與該除頻參數，其中於每一時間區間中，該目標倍率與該延遲設定值之差值等於一計數值，下一時間區間之該延遲設定值等於該計數值之小數部分與1相減後之絕對值，下一時間區間之該延遲參數等於目前時間區間與下一時間區間之延遲設定值之差值，且下一時間區間之該除頻參數等於該計數值之無條件進位數值。
  5. 如請求項4所述之頻率合成器，其中該延遲設定值之初始值為0。
  6. 如請求項1所述之頻率合成器，其中該目標倍率係大於1。
  7. 如請求項1所述之頻率合成器，其中該目標倍率係為一非整數。
  8. 如請求項1所述之頻率合成器，其中該除頻器為一可變除頻器。
  9. 一種頻率合成器，包含有：一鎖相迴路，用來接收一參考訊號，並根據該參考訊號與一回授延遲訊號，產生一輸出訊號；一控制單元，用來根據一目標倍率，產生一延遲參數與一除頻參 數；一除頻器，用來根據該除頻參數，對該輸出訊號進行除頻處理，以產生一除頻訊號；一延遲單元，用來根據該延遲參數，對該除頻訊號進行延遲處理，以產生該回授延遲訊號；以及一延遲鎖定迴路，用來根據該輸出訊號，產生一延遲級數；其中該控制單元根據該延遲參數與該延遲級數，產生一除頻延遲級數至該延遲單元，使該延遲單元據以對該除頻訊號進行延遲處理，以產生該回授延遲訊號。
  10. 如請求項9所述之頻率合成器，其中該鎖相迴路包含有：一相頻偵測器，用來接收該參考訊號與該回授延遲訊號，並據以產生一相位誤差訊號；一電荷泵，用來根據該相位誤差訊號，產生一控制電壓訊號；一迴路濾波器，用來對該控制電壓訊號進行濾波，以產生一濾波訊號；以及一壓控振盪器，用來根據該濾波訊號，產生該輸出訊號。
  11. 如請求項9所述之頻率合成器，其中該延遲參數為一延遲相角，該除頻參數為一除頻倍率。
  12. 如請求項9所述之頻率合成器，其中該控制單元根據該目標倍率與一延遲設定值，產生該延遲參數與該除頻參數，其中於每一時 間區間中，該目標倍率與該延遲設定值之和等於一計數值，下一時間區間之該延遲設定值等於該計數值之小數部分之值，下一時間區間之該延遲參數等於目前時間區間與下一時間區間之延遲設定值之差值，且下一時間區間之該除頻參數等於該計數值之無條件進位數值。
  13. 如請求項12所述之頻率合成器，其中該延遲設定值之初始值為0。
  14. 如請求項9所述之頻率合成器，其中該目標倍率係大於1。
  15. 如請求項9所述之頻率合成器，其中該目標倍率係為一非整數。
  16. 如請求項9所述之頻率合成器，其中該除頻器為一可變除頻器。
TW101110549A 2012-03-27 2012-03-27 頻率合成器 TWI456906B (zh)

Priority Applications (2)

Application Number Priority Date Filing Date Title
TW101110549A TWI456906B (zh) 2012-03-27 2012-03-27 頻率合成器
US13/681,405 US8587353B2 (en) 2012-03-27 2012-11-19 Frequency synthesizer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW101110549A TWI456906B (zh) 2012-03-27 2012-03-27 頻率合成器

Publications (2)

Publication Number Publication Date
TW201340616A TW201340616A (zh) 2013-10-01
TWI456906B true TWI456906B (zh) 2014-10-11

Family

ID=49234094

Family Applications (1)

Application Number Title Priority Date Filing Date
TW101110549A TWI456906B (zh) 2012-03-27 2012-03-27 頻率合成器

Country Status (2)

Country Link
US (1) US8587353B2 (zh)
TW (1) TWI456906B (zh)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10148272B2 (en) * 2017-05-03 2018-12-04 Ping-Ying Wang Frequency generating circuit using quartz crystal resonator

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5905388A (en) * 1995-01-06 1999-05-18 X Integrated Circuits B.V. Frequency synthesizer
TW200803178A (en) * 2006-04-28 2008-01-01 Motorola Inc Phase offset control phase-frequency detector
US7675328B2 (en) * 2006-07-28 2010-03-09 Fujitsu Limited Phase detection apparatus and phase synchronization apparatus

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100543925B1 (ko) * 2003-06-27 2006-01-23 주식회사 하이닉스반도체 지연 고정 루프 및 지연 고정 루프에서의 클럭 지연 고정방법
JP4252561B2 (ja) * 2005-06-23 2009-04-08 富士通マイクロエレクトロニクス株式会社 クロック発生回路及びクロック発生方法
US7498856B2 (en) * 2005-12-05 2009-03-03 Realtek Semiconductor Corporation Fractional-N frequency synthesizer
KR100784907B1 (ko) * 2006-06-30 2007-12-11 주식회사 하이닉스반도체 Ｄｌｌ 회로 및 그 제어 방법
KR100871640B1 (ko) * 2007-03-30 2008-12-02 주식회사 하이닉스반도체 반도체 메모리 장치 및 그 구동방법
US8644441B2 (en) * 2007-11-15 2014-02-04 Mediatek Inc. Clock generators and clock generation methods thereof
KR100940849B1 (ko) * 2008-08-08 2010-02-09 주식회사 하이닉스반도체 반도체 집적 회로 및 그 제어 방법
KR101046274B1 (ko) * 2010-03-29 2011-07-04 주식회사 하이닉스반도체 클럭지연회로
KR101083639B1 (ko) * 2010-03-29 2011-11-16 주식회사 하이닉스반도체 반도체 장치 및 그 동작 방법
US8373462B2 (en) * 2011-05-19 2013-02-12 Nanya Technology Corp. Delay lock loop and delay lock method
KR101923023B1 (ko) * 2011-08-10 2018-11-28 에스케이하이닉스 주식회사 지연고정루프

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5905388A (en) * 1995-01-06 1999-05-18 X Integrated Circuits B.V. Frequency synthesizer
TW200803178A (en) * 2006-04-28 2008-01-01 Motorola Inc Phase offset control phase-frequency detector
US7675328B2 (en) * 2006-07-28 2010-03-09 Fujitsu Limited Phase detection apparatus and phase synchronization apparatus

Also Published As

Publication number Publication date
TW201340616A (zh) 2013-10-01
US20130257496A1 (en) 2013-10-03
US8587353B2 (en) 2013-11-19

Similar Documents

Publication Publication Date Title
US8994423B2 (en) Phase-locked loop apparatus and method
JP2018518886A5 (zh)
JP2013059058A5 (zh)
EP2312756B1 (en) A dual reference oscillator phase-lock loop
JP5799536B2 (ja) フラクショナルｐｌｌ回路
JP5701409B2 (ja) 分数分周型周波数シンセサイザのループゲイン変化における位相跳躍に対する相殺システム
US6943598B2 (en) Reduced-size integrated phase-locked loop
JP2004520780A (ja) 分数分周シンセサイザおよび出力位相の同期化方法
JP6779419B2 (ja) 位相同期回路
JP2010246116A5 (zh)
WO2019178176A1 (en) Three loop phase-locked loop
US10218367B2 (en) Frequency synthesizing device and automatic calibration method thereof
TWI456906B (zh) 頻率合成器
US9966963B2 (en) Frequency synthesizer
JP2013098872A5 (zh)
JP2011244120A5 (zh)
KR101722860B1 (ko) 신호의 상승 에지와 하강 에지를 이용하여 높은 대역폭을 가지는 디지털 위상 동기 루프
US9240794B2 (en) Apparatus and methods for phase-locked loop startup operation
JP2017112458A (ja) スペクトラム拡散クロック発生回路及びスペクトラム拡散クロック発生方法
CN107872223B (zh) 用于执行相位误差校正的系统和方法
JP2013042358A5 (zh)
JP2015103895A (ja) スペクトラム拡散クロック発生回路
KR101624639B1 (ko) 대칭루프를 구비한 위상고정 루프장치
JP2012199894A (ja) Ｐｌｌ周波数シンセサイザ
TWI411236B (zh) 相位鎖定迴路電路