TWI434372B - 利用含矽遮罩形成溝渠的方法 - Google Patents
利用含矽遮罩形成溝渠的方法 Download PDFInfo
- Publication number
- TWI434372B TWI434372B TW100144191A TW100144191A TWI434372B TW I434372 B TWI434372 B TW I434372B TW 100144191 A TW100144191 A TW 100144191A TW 100144191 A TW100144191 A TW 100144191A TW I434372 B TWI434372 B TW I434372B
- Authority
- TW
- Taiwan
- Prior art keywords
- mask
- germanium
- trench
- etch
- forming
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims description 19
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 title description 3
- 229910052710 silicon Inorganic materials 0.000 title description 3
- 239000010703 silicon Substances 0.000 title description 3
- 229910052732 germanium Inorganic materials 0.000 claims description 44
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 claims description 44
- 239000000463 material Substances 0.000 claims description 22
- 239000002019 doping agent Substances 0.000 claims description 16
- 239000000758 substrate Substances 0.000 claims description 12
- 238000005530 etching Methods 0.000 claims description 11
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 9
- 229920005591 polysilicon Polymers 0.000 claims description 9
- 150000001639 boron compounds Chemical class 0.000 claims description 2
- 238000001312 dry etching Methods 0.000 claims description 2
- 239000013078 crystal Substances 0.000 claims 1
- 230000000873 masking effect Effects 0.000 claims 1
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 description 9
- KJTLSVCANCCWHF-UHFFFAOYSA-N Ruthenium Chemical compound [Ru] KJTLSVCANCCWHF-UHFFFAOYSA-N 0.000 description 4
- 229920002120 photoresistant polymer Polymers 0.000 description 4
- 229910052707 ruthenium Inorganic materials 0.000 description 4
- 239000004065 semiconductor Substances 0.000 description 4
- 239000003990 capacitor Substances 0.000 description 2
- 238000007796 conventional method Methods 0.000 description 2
- 238000002513 implantation Methods 0.000 description 2
- 238000002955 isolation Methods 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 238000007517 polishing process Methods 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 239000004020 conductor Substances 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 229910001936 tantalum oxide Inorganic materials 0.000 description 1
- 230000001131 transforming effect Effects 0.000 description 1
- 229910052727 yttrium Inorganic materials 0.000 description 1
- VWQVUPCCIRVNHF-UHFFFAOYSA-N yttrium atom Chemical compound [Y] VWQVUPCCIRVNHF-UHFFFAOYSA-N 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
- H01L21/3081—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their composition, e.g. multilayer masks, materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/32115—Planarisation
- H01L21/3212—Planarisation by chemical mechanical polishing [CMP]
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Drying Of Semiconductors (AREA)
- Element Separation (AREA)
Description
本發明係關於一種形成溝渠的方法,特別是有關於一種利用含矽遮罩層形成溝渠的方法。
積體電路由多種元件構成,其中具有溝渠結構的元件大量的在現今的半導體元件中被使用,例如溝渠式隔離結構經常出現在傳統的半導體電路中,使用溝渠式隔離結構來作元件之間的絶緣,可以減少積體電路的總面積,另外,金屬內連線包含許多接觸插塞,接觸插塞的形成方式包含在溝渠中填滿金屬或是導電材料。另外,其它包含溝渠結構的半導體元件還包含溝渠式閘極或溝渠式電容。
第1圖至第2圖為目前用來形成溝渠的傳統方法之示意圖。如第1圖所示,首先提供一基底10,基底10覆蓋一墊氧化層12和一圖案化氮化矽遮罩14,如第2圖所示,以圖案化氮化矽遮罩14為遮罩,形成複數個溝渠16,然而由於氮化矽和氧化矽的蝕刻速率不同,在蝕刻出溝渠16之同時,一凹陷18會形成在墊氧化層12中,使得溝渠16的側壁變得不平整。
有鑑於此,本發明之主要發明目的在於提供一新穎的溝渠形成方法,本方法利用含矽材料作為遮罩。
根據本發明之第一較佳實施例,一種利用含矽遮罩形成溝渠的方法,包含:首先,形成一基底並且一含矽遮罩覆蓋在該基底上,然後植入抗蝕刻摻質於含矽遮罩,使得含矽遮罩轉變為一抗蝕刻遮罩,接著圖案化基底和抗蝕刻遮罩以形成至少一溝渠,之後再形成一含矽材料層填滿溝渠,最後以抗蝕刻遮罩為遮罩,蝕刻部分含矽材料層。
為讓本發明之上述目的、特徵及優點能更明顯易懂,下文特舉較佳實施方式,並配合所附圖式,作詳細說明如下。然而如下之較佳實施方式與圖式僅供參考與說明用,並非用來對本發明加以限制者。
雖然本發明以實施例揭露如下,然其並非用以限定本發明,任何熟習此技藝者,在不脫離本發明之精神和範圍內,當可作些許之更動與潤飾,因此本發明之保護範圍當以後附之申請專利範圍所界定者為準,且為了不致使本發明之精神晦澀難懂,一些習知結構與製程步驟的細節將不再於此揭露。
同樣地,圖示所表示為實施例中的裝置示意圖但並非用以限定裝置的尺寸,特別是,為使本發明可更清晰地呈現,部分元件的尺寸係可能放大呈現於圖中。再者,多個實施例中所揭示相同的元件者,將標示相同或相似的符號以使說明更容易且清晰。
第3圖至第9圖為根據本發明之較佳實施例所繪示的一種利用含矽遮罩形成溝渠的方法。
如第3圖所示,首先提供一基底20,基底20由下至上依序覆蓋一墊氧化層22、一氮化矽層24和一含矽遮罩26。但是根據不同的產品需求墊氧化層22和氮化矽層24也可以選擇性地被省略。如第4圖所示,進行一全面性摻質植入製程,以將複數個抗蝕刻摻質28植入含矽遮罩26,使得植入抗蝕刻摻質28後的含矽遮罩26轉變為一抗蝕刻遮罩26’,前述之抗蝕刻摻質28包含硼化合物,例如BF2
,含矽遮罩26包含多晶矽或單晶矽,較佳地,含矽遮罩26係利用多晶矽製作而成。
因為抗蝕刻遮罩26’被植入抗蝕刻摻質28,因此相對於相同的蝕刻劑而言,抗蝕刻遮罩26’較含矽遮罩26有更高的抗蝕刻性,這是因為抗蝕刻摻質28可以提高抗蝕刻能力。換句話說,相對於相同的蝕刻劑而言,抗蝕刻遮罩26’的蝕刻速率較含矽遮罩26的蝕刻速率小。
如第5圖所示,形成一上蓋層30於抗蝕刻遮罩26’上,然後形成一圖案化光阻32於上蓋層30上,接著如第6圖所示,以圖案化光阻32為遮罩,乾式蝕刻上蓋層30、抗蝕刻遮罩26’、氮化矽層24、墊氧化層22和基底20。在乾式蝕刻之後,移除圖案化光阻32和上蓋層30。
如第7圖所示,形成一含矽材料層36,例如一多晶矽層,填入各個溝渠34並且覆蓋抗蝕刻遮罩26’,含矽材料層36可以利用一沉積製程來形成。根據本發明之較佳實施例,含矽材料層36和含矽遮罩26本質上皆是利用相同的材料層形成,例如皆是利用多晶矽形成,而抗蝕刻遮罩26’是由含矽遮罩26植入摻質轉變而來,因此抗蝕刻遮罩26’和含矽材料層36差異之處在於抗蝕刻遮罩26’含有抗蝕刻摻質28,因此,對於相同的蝕刻劑而言,抗蝕刻遮罩26’的蝕刻速率較含矽材料層36的蝕刻速率小。
如第8圖所示,以抗蝕刻遮罩26’為遮罩,利用化學機械研磨製程平坦化含矽材料層36,在化學機械研磨製程之後,含矽材料層36和抗蝕刻遮罩26’切齊,如第9圖所示,在不損害抗蝕刻遮罩26’的情況下,回蝕刻部分的含矽材料層36,如前文所述,抗蝕刻遮罩26’和含矽材料層36可能以相同的材料製作,但是蝕刻遮罩26’中的抗蝕刻摻質28可以使得含矽材料層36與蝕刻遮罩26’具有可分辯的蝕刻速率差異,詳細來說,對於相同的蝕刻劑而言,抗蝕刻遮罩26’的抗蝕刻性較含矽材料層36來得高。
最後,只有部分位在溝渠34中的含矽材料層36被移除,而蝕刻遮罩26’依然保持其完整性,此時,本發明利用含矽遮罩形成溝渠的方法業已完成,之後,溝渠34可以再被利用來形成溝渠式電容、溝渠式閘極、接觸插塞或是其它半導體元件。
本發明利用抗蝕刻摻質,例如BF2
來增加多晶矽遮罩層的抗蝕刻性,因此在後續的製程中,另一多晶矽層可以利用含有BF2
的多晶矽遮罩層作為遮罩來進行蝕刻,而且在蝕刻之後,多晶矽遮罩層依然可保持其完整性。
以上所述僅為本發明之較佳實施例,凡依本發明申請專利範圍所做之均等變化與修飾,皆應屬本發明之涵蓋範圍。
10、20...基底
12...墊氧化層
14...圖案化氮化矽遮罩
16...溝渠
18...凹陷
22...氧化層
24...氮化矽層
26...含矽遮罩
26’...抗蝕刻遮罩
28...抗蝕刻摻質
30...上蓋層
32...圖案化光阻
34...溝渠
36...含矽材料層
第1圖至第2圖為目前用來形成溝渠的傳統方法之示意圖。
第3圖至第9圖為根據本發明之較佳實施例所繪示的一種利用含矽遮罩形成溝渠的方法。
20...基底
22...氧化層
24...氮化矽層
26’...抗蝕刻遮罩
28...抗蝕刻摻質
34...溝渠
Claims (7)
- 一種利用含矽遮罩形成溝渠的方法,包含:形成一基底並且一含矽遮罩覆蓋在該基底上,其中該含矽遮罩包含多晶矽和單晶矽之其中之一者;全面性植入抗蝕刻摻質於該含矽遮罩,使得該含矽遮罩轉變為一抗蝕刻遮罩;圖案化該基底和該抗蝕刻遮罩以形成至少一溝渠;形成一含矽材料層填滿該溝渠;以及以該抗蝕刻遮罩為遮罩,蝕刻部分該含矽材料層。
- 如申請專利範圍第1項所述之利用含矽遮罩形成溝渠的方法,其中該含矽遮罩包含多晶矽。
- 如申請專利範圍第1項所述之利用含矽遮罩形成溝渠的方法,其中該含矽材料層包含多晶矽。
- 如申請專利範圍第1項所述之利用含矽遮罩形成溝渠的方法,其中該含矽遮罩和該含矽材料層係利用相同材料製作。
- 如申請專利範圍第1項所述之利用含矽遮罩形成溝渠的方法,其中該抗蝕刻摻質包含硼化合物。
- 如申請專利範圍第1項所述之利用含矽遮罩形成溝渠的方法,其中該抗蝕刻摻質包含BF2 。
- 如申請專利範圍第1項所述之利用含矽遮罩形成溝渠的方法,其中利用一乾式蝕刻製程圖案化該基底和該抗蝕刻遮罩。
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/118,480 US8252684B1 (en) | 2011-05-30 | 2011-05-30 | Method of forming a trench by a silicon-containing mask |
Publications (2)
Publication Number | Publication Date |
---|---|
TW201248775A TW201248775A (en) | 2012-12-01 |
TWI434372B true TWI434372B (zh) | 2014-04-11 |
Family
ID=46689728
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW100144191A TWI434372B (zh) | 2011-05-30 | 2011-12-01 | 利用含矽遮罩形成溝渠的方法 |
Country Status (3)
Country | Link |
---|---|
US (1) | US8252684B1 (zh) |
CN (1) | CN102810471B (zh) |
TW (1) | TWI434372B (zh) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10435812B2 (en) | 2012-02-17 | 2019-10-08 | Yale University | Heterogeneous material integration through guided lateral growth |
WO2014144698A2 (en) | 2013-03-15 | 2014-09-18 | Yale University | Large-area, laterally-grown epitaxial semiconductor layers |
CN106233471A (zh) | 2014-04-16 | 2016-12-14 | 耶鲁大学 | 蓝宝石衬底上的氮‑极性的半极性GaN层和器件 |
US9978845B2 (en) | 2014-04-16 | 2018-05-22 | Yale University | Method of obtaining planar semipolar gallium nitride surfaces |
TW201810383A (zh) | 2016-08-12 | 2018-03-16 | 耶魯大學 | 通過在生長期間消除氮極性面的生長在異質基板上的無堆疊錯誤的半極性及非極性GaN |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0524025A3 (en) * | 1991-07-18 | 1993-03-10 | Sgs-Thomson Microelectronics, Inc. | High-value resistors and methods for making same |
US5739059A (en) * | 1997-05-05 | 1998-04-14 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of forming a semiconductor device having high and low resistance polysilicon |
US6287961B1 (en) * | 1999-01-04 | 2001-09-11 | Taiwan Semiconductor Manufacturing Company | Dual damascene patterned conductor layer formation method without etch stop layer |
JP2002110647A (ja) * | 2000-09-29 | 2002-04-12 | Hitachi Ltd | 半導体集積回路装置の製造方法 |
US20030045119A1 (en) * | 2001-09-06 | 2003-03-06 | Hsiao-Lei Wang | Method for forming a bottle-shaped trench |
DE102004029516B3 (de) * | 2004-06-18 | 2005-12-29 | Infineon Technologies Ag | Herstellungsverfahren für eine Schattenmaske in einem Graben einer mikroelektronischen oder mikromechanischen Struktur sowie Verwendung derselben |
KR20070066434A (ko) * | 2005-12-22 | 2007-06-27 | 매그나칩 반도체 유한회사 | 반도체 소자의 패턴 형성방법 |
JP5362176B2 (ja) * | 2006-06-12 | 2013-12-11 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法 |
TW200816388A (en) * | 2006-09-20 | 2008-04-01 | Nanya Technology Corp | A manufacturing method of a memory device |
KR100869845B1 (ko) * | 2006-12-04 | 2008-11-21 | 주식회사 하이닉스반도체 | 산화막 패턴의 형성 방법 및 이를 이용한 반도체 소자의패터닝 방법 |
TWI358818B (en) * | 2008-03-27 | 2012-02-21 | Inotera Memories Inc | Memory device and fabrication thereof |
CN101587835B (zh) * | 2008-05-23 | 2011-01-12 | 中芯国际集成电路制造(北京)有限公司 | 浅沟槽制作方法 |
-
2011
- 2011-05-30 US US13/118,480 patent/US8252684B1/en active Active
- 2011-12-01 TW TW100144191A patent/TWI434372B/zh active
-
2012
- 2012-01-04 CN CN201210004040.4A patent/CN102810471B/zh active Active
Also Published As
Publication number | Publication date |
---|---|
TW201248775A (en) | 2012-12-01 |
US8252684B1 (en) | 2012-08-28 |
CN102810471B (zh) | 2015-11-25 |
CN102810471A (zh) | 2012-12-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6263569B2 (ja) | 絶縁構造およびその製造方法 | |
TWI220063B (en) | Method for limiting divot formation in post shallow trench isolation processes | |
TWI434372B (zh) | 利用含矽遮罩形成溝渠的方法 | |
JP2002270684A (ja) | 多量にドーピングしたシリコンを除去するためにミクロ機械加工技術を用いて風船形の浅いトレンチ分離を形成する方法 | |
KR20090073539A (ko) | 반도체 소자 및 그 제조 방법 | |
US9431286B1 (en) | Deep trench with self-aligned sinker | |
CN105244261B (zh) | 半导体器件的制备方法 | |
US10290699B2 (en) | Method for forming trench capacitor having two dielectric layers and two polysilicon layers | |
CN104465728B (zh) | 分离栅功率器件的栅极结构及工艺方法 | |
CN104217986B (zh) | 浅沟槽隔离结构的制作方法和nand闪存的制作方法 | |
US9437674B2 (en) | Insulating trench forming method | |
KR100895810B1 (ko) | 반도체 소자의 소자분리막 형성방법 | |
KR20090036847A (ko) | 반도체 소자의 소자분리막 형성 방법 | |
CN115346912B (zh) | 浅沟槽隔离结构的制备方法 | |
TWI351736B (en) | Methods for forming a semiconductor device | |
KR101145386B1 (ko) | 반도체 장치의 매립게이트 제조방법 | |
KR20040065975A (ko) | 반도체장치의 제조방법 | |
KR20080089998A (ko) | 반도체 소자의 제조 방법 | |
KR100587084B1 (ko) | 반도체소자의 제조방법 | |
KR20110130153A (ko) | 반도체 소자 및 그 제조 방법 | |
TWI225681B (en) | 3-stage method for forming deep trench structure and deep trench capacitor | |
KR101116728B1 (ko) | 리세스게이트 구조를 갖는 반도체소자의 제조방법 | |
US7595254B2 (en) | Method of manufacturing a semiconductor device | |
CN117293082A (zh) | 半导体器件沟槽结构的制作方法及半导体器件 | |
JP2013098272A (ja) | 半導体装置及びその製造方法 |