TWI418798B - A semiconductor inspection device and alignment method with alignment function - Google Patents

A semiconductor inspection device and alignment method with alignment function Download PDF

Info

Publication number
TWI418798B
TWI418798B TW099102260A TW99102260A TWI418798B TW I418798 B TWI418798 B TW I418798B TW 099102260 A TW099102260 A TW 099102260A TW 99102260 A TW99102260 A TW 99102260A TW I418798 B TWI418798 B TW I418798B
Authority
TW
Taiwan
Prior art keywords
probe
alignment
virtual
terminal
substrate
Prior art date
Application number
TW099102260A
Other languages
Chinese (zh)
Other versions
TW201043965A (en
Inventor
Satoshi Narita
Original Assignee
Nihon Micronics Kk
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nihon Micronics Kk filed Critical Nihon Micronics Kk
Publication of TW201043965A publication Critical patent/TW201043965A/en
Application granted granted Critical
Publication of TWI418798B publication Critical patent/TWI418798B/en

Links

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851Testing of integrated circuits [IC]
    • G01R31/2886Features relating to contacting the IC under test, e.g. probe heads; chucks
    • G01R31/2887Features relating to contacting the IC under test, e.g. probe heads; chucks involving moving the probe head or the IC under test; docking stations
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R1/00Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
    • G01R1/02General constructional details
    • G01R1/06Measuring leads; Measuring probes
    • G01R1/067Measuring probes
    • G01R1/06794Devices for sensing when probes are in contact, or in position to contact, with measured object
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R1/00Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
    • G01R1/02General constructional details
    • G01R1/06Measuring leads; Measuring probes
    • G01R1/067Measuring probes
    • G01R1/073Multiple probes
    • G01R1/07307Multiple probes with individual probe elements, e.g. needles, cantilever beams or bump contacts, fixed in relation to each other, e.g. bed of nails fixture or probe card
    • G01R1/07364Multiple probes with individual probe elements, e.g. needles, cantilever beams or bump contacts, fixed in relation to each other, e.g. bed of nails fixture or probe card with provisions for altering position, number or connection of probe tips; Adapting to differences in pitch
    • G01R1/07371Multiple probes with individual probe elements, e.g. needles, cantilever beams or bump contacts, fixed in relation to each other, e.g. bed of nails fixture or probe card with provisions for altering position, number or connection of probe tips; Adapting to differences in pitch using an intermediate card or back card with apertures through which the probes pass
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851Testing of integrated circuits [IC]
    • G01R31/2855Environmental, reliability or burn-in testing
    • G01R31/2872Environmental, reliability or burn-in testing related to electrical or environmental aspects, e.g. temperature, humidity, vibration, nuclear radiation
    • G01R31/2879Environmental, reliability or burn-in testing related to electrical or environmental aspects, e.g. temperature, humidity, vibration, nuclear radiation related to electrical aspects, e.g. to voltage or current supply or stimuli or to electrical loads
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851Testing of integrated circuits [IC]
    • G01R31/2884Testing of integrated circuits [IC] using dedicated test connectors, test elements or test circuits on the IC under test

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Engineering & Computer Science (AREA)
  • Environmental & Geological Engineering (AREA)
  • Health & Medical Sciences (AREA)
  • Toxicology (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
  • Testing Of Individual Semiconductor Devices (AREA)

Description

具有對準機能的半導體檢查裝置及對準方法Semiconductor inspection device with alignment function and alignment method

本發明是有關具有對準機能的半導體檢查裝置及對準方法,詳細是有關在檢查搭載於TAB帶等的基體上的液晶驅動驅動器等的半導體晶片的電氣特性之半導體檢查裝置中,具有進行測試墊(test pad)與測試用探針的對位的對準機能之半導體檢查裝置及其對準方法,以及使用於如此的半導體檢查裝置或對準方法之搭載半導體晶片的基體及探針卡。The present invention relates to a semiconductor inspection apparatus and an alignment method having an alignment function, and more specifically relates to a semiconductor inspection apparatus for inspecting electrical characteristics of a semiconductor wafer such as a liquid crystal drive driver mounted on a substrate such as a TAB tape. A semiconductor inspection apparatus for aligning a test pad with a test probe and an alignment method thereof, and a substrate and a probe card for mounting a semiconductor wafer used in such a semiconductor inspection apparatus or alignment method.

在檢查半導體基板或TAB帶等的基體上所搭載的半導體晶片的電氣特性之半導體檢查裝置中,必須進行半導體晶片的電極墊或測試墊與測試用探針的對位,有關此對位是以往有各種的方法被提案。In a semiconductor inspection apparatus that inspects the electrical characteristics of a semiconductor wafer mounted on a substrate such as a semiconductor substrate or a TAB tape, it is necessary to align the electrode pad of the semiconductor wafer or the test pad with the test probe, and this alignment is conventional. There are various ways to be proposed.

例如,在專利文獻1、2中,揭示有對準方法,其係先在搭載半導體晶片的TAB帶形成對位用的標記,藉由攝影機等來攝取該標記而進行畫像解析,藉此計算來自基準位置的偏移,進行半導體晶片的測試墊與測試用探針的對位。但,就如此的光學性的對準方法而言,需要攝取標記的攝影機或畫像解析的設備,不僅裝置規模大,且必須在檢查裝置有限的空間中確保標記與攝影機的光學性的位置關係,而使攝影機能夠攝取對位用的標記。For example, Patent Literatures 1 and 2 disclose an alignment method in which a mark for alignment is formed on a TAB tape on which a semiconductor wafer is mounted, and the image is taken by a camera or the like to perform image analysis, thereby calculating the image. The offset of the reference position is performed to align the test pad of the semiconductor wafer with the test probe. However, in such an optical alignment method, it is necessary to take a camera or a portrait analysis device, which is not only large in size but also ensures the optical positional relationship between the mark and the camera in a limited space of the inspection device. This allows the camera to capture the mark for alignment.

並且,在專利文獻3、4中提案在搭載半導體晶片的基板或TAB帶上形成對位用的接點或虛擬墊(dummy pad),使複數的對位用的探針與該等的接點或虛擬墊接觸,調查有無電性導通,藉此使能夠取得有關來自基準位置的偏移之資訊。但,就該等以往提案的電性對準方法而言,雖可取得在來自基準位置的哪個方向偏移的資訊,但無法取得有關如何程度偏移的定量資訊,到完成對位為止,必須多次重複試行錯誤。Further, in Patent Documents 3 and 4, it is proposed to form a positioning contact or a dummy pad on a substrate or a TAB tape on which a semiconductor wafer is mounted, and to make a plurality of alignment probes and the like. Or contact with the virtual pad to investigate whether there is electrical continuity, thereby enabling information on the offset from the reference position. However, in the case of the electrical alignment method proposed in the past, it is possible to obtain information on which direction shift from the reference position, but it is impossible to obtain quantitative information on how to offset, and it is necessary to complete the alignment. Repeat the trial error multiple times.

[先行技術文獻][Advanced technical literature] [專利文獻][Patent Literature]

[專利文獻1] 新型登錄第2556386號公報[Patent Document 1] New Registration No. 2556386

[專利文獻2] 特開2008-116221號公報[Patent Document 2] JP-A-2008-116221

[專利文獻3] 特開昭53-45181號公報[Patent Document 3] JP-A-53-45181

[專利文獻4] 特許第3214420號公報[Patent Document 4] Patent No. 3214420

本發明是為了解決上述以往技術的問題點者,其課題是在於提供一種不需要攝影機等的設備,且可取得有關位置偏移的定量性的資訊之具有對準機能的半導體檢查裝置及對準方法,以及使用於如此的半導體檢查裝置或對準方法之搭載半導體晶片的基體及探針卡。The present invention has been made to solve the above problems of the prior art, and an object of the present invention is to provide a semiconductor inspection apparatus and alignment having an alignment function capable of obtaining quantitative information on positional deviation without requiring a camera or the like. A method and a substrate and a probe card for mounting a semiconductor wafer used in such a semiconductor inspection apparatus or alignment method.

本發明是藉由提供一種具有對準機能的半導體檢查裝置來解決,該具有對準機能的半導體檢查裝置,係使測試用探針的前端電性接觸於半導體晶片的電極墊或測試墊,而來檢查半導體晶片的電氣特性之半導體檢查裝置,其特徵係具備:將搭載檢查對象的半導體晶片的基體送至檢查位置之手段;使通用探針及複數的虛擬探針對於送至檢查位置的基體相對性地移動,而使與形成於基體上的對準用的通用端子及和該通用端子電性連接的1個或複數個虛擬端子分別接觸或離脫之手段;調查通用探針及虛擬探針間的電性導通之手段;記憶電性導通的通用探針和虛擬探針的組合與對準用的補正量的對應關係之手段;從根據電性導通的通用探針和虛擬探針的組合來記憶前述對應關係的手段讀出對準用的補正量之手段;根據讀出的補正量來使半導體晶片與測試用探針的相對性的位置關係一致之手段。The present invention is solved by providing a semiconductor inspection apparatus having an alignment function for electrically contacting a front end of a test probe with an electrode pad or a test pad of a semiconductor wafer. A semiconductor inspection apparatus for inspecting electrical characteristics of a semiconductor wafer, comprising: means for feeding a substrate on which a semiconductor wafer to be inspected is mounted to an inspection position; and a general probe and a plurality of dummy probes for feeding to a substrate at an inspection position Relatively moving, and contacting or disconnecting the common terminal for alignment formed on the substrate and one or a plurality of dummy terminals electrically connected to the common terminal; investigating the general probe and the virtual probe Means of electrical conduction; means of correspondence between the combination of a universal probe and a virtual probe for memory electrical conduction and a correction amount for alignment; from a combination of a universal probe and a virtual probe based on electrical conduction Means for reading the above-mentioned correspondence relationship means for reading the correction amount for alignment; and for making the semiconductor wafer and the test probe based on the read correction amount The relative positional relationship is consistent with the means.

亦即,在本發明之具有對準機能的半導體檢查裝置中,可經由形成於基體上的對準用的通用端子及虛擬端子來調查成為電性導通狀態的通用探針與虛擬探針的組合,根據該組合,從記憶手段讀出預先求取的電性導通的通用探針與虛擬探針的組合與對準用的補正量的對應關係,因此可定量地掌握來自基準位置的偏移量作為補正量。That is, in the semiconductor inspection apparatus having the alignment function of the present invention, the combination of the general-purpose probe and the dummy probe which are electrically conductive can be inspected via the common terminal for alignment and the dummy terminal formed on the substrate. According to this combination, the correspondence between the combination of the electrically-conductive universal probe and the virtual probe obtained in advance and the correction amount for alignment is read from the memory means, so that the offset from the reference position can be quantitatively grasped as a correction the amount.

又,本發明是藉由提供一種半導體檢查裝置的對準方法來解決上述的課題,該半導體檢查裝置的對準方法,係使測試用探針的前端電性接觸於半導體晶片的電極墊或測試墊,而來檢查半導體晶片的電氣特性之半導體檢查裝置的對準方法,其特徵係包含:1)將搭載檢查對象的半導體晶片且形成有對準用的通用端子及與該通用端子電性連接的1個或複數個虛擬端子之基體送至檢查位置之步驟;2)使通用探針及複數的虛擬探針對於送至檢查位置的基體相對性地移動,分別使通用探針電性接觸於對準用的通用端子,使複數的虛擬探針的其中任一電性接觸於虛擬端子之步驟;3)調查通用探針及虛擬探針間的電性導通之步驟;4)從根據電性導通的通用探針與虛擬探針的組合來記憶電性導通的通用探針和虛擬探針的組合與對準用的補正量的對應關係之記憶裝置讀出對準用的補正量之步驟;5)根據讀出的補正量來使半導體晶片與測試用探針的相對性的位置關係一致之步驟。Moreover, the present invention solves the above problems by providing an alignment method of a semiconductor inspection apparatus for electrically contacting a front end of a test probe with an electrode pad or a test of a semiconductor wafer. A method for aligning a semiconductor inspection device for inspecting electrical characteristics of a semiconductor wafer, comprising: 1) mounting a semiconductor wafer to be inspected and forming a common terminal for alignment and electrically connecting the common terminal The step of sending the base of one or more virtual terminals to the inspection position; 2) moving the universal probe and the plurality of virtual probes relative to the substrate sent to the inspection position, respectively, electrically contacting the universal probe with the pair The universal terminal for quasi-use, the step of electrically contacting any of the plurality of virtual probes to the virtual terminal; 3) the step of investigating the electrical conduction between the universal probe and the virtual probe; 4) the step of electrically conducting A memory device readout pair that combines a universal probe and a virtual probe to memorize the correspondence between the combination of the universal probe and the virtual probe that electrically conducts and the correction amount for alignment A step of the correction amount; 5) according to the correction amount read out to the semiconductor wafer and the test of the consistency of the relative position of the step of the probe.

在本發明的對準方法中,可經由形成於基體上的對準用的通用端子及虛擬端子來調查成為電性導通狀態的通用探針與虛擬探針的組合,根據該組合,從記憶手段讀出預先求取的電性導通的通用探針與虛擬探針的組合與對準用的補正量的對應關係,因此可定量地掌握來自基準位置的偏移量作為補正量,可使半導體晶片對測試用探針僅必要的量來相對地正確移動,使兩者的位置關係一致。In the alignment method of the present invention, a combination of a general-purpose probe and a virtual probe that are electrically conductive can be inspected via a common terminal for alignment and a dummy terminal formed on a substrate, and reading from a memory means according to the combination The correspondence between the combination of the universal probe and the virtual probe that is electrically determined in advance and the correction amount for alignment is obtained, so that the offset from the reference position can be quantitatively grasped as the correction amount, and the semiconductor wafer can be tested. Only the necessary amount of the probe is used to move relatively correctly, so that the positional relationship between the two is consistent.

又,本發明是藉由提供一種基體及探針卡來解決上述的課題,該基體是搭載檢查對象的半導體晶片且形成有對準用的通用端子及與該通用端子電性連接的1個或複數個的虛擬端子,該探針卡是在對應於作為對象的基體所形成的通用端子及與該通用端子電性連接的1個或複數個虛擬端子的位置具備通用探針及複數的虛擬探針。Moreover, the present invention solves the above-described problems by providing a substrate and a probe card which is provided with a semiconductor wafer to be inspected and which is formed with a general-purpose terminal for alignment and one or more of which are electrically connected to the common terminal. a virtual terminal having a universal probe and a plurality of virtual probes at a position corresponding to a common terminal formed as a target substrate and one or a plurality of dummy terminals electrically connected to the common terminal .

本發明搭載作為對象的半導體晶片的基體,是以搭載液晶驅動驅動器等的IC或LSI的TAB帶最適合,但亦可為其上形成有多數的半導體晶片之半導體基板,本發明是以需要電極墊或測試墊與測試用探針的對位之所有的基體作為對象。The present invention is a substrate for a semiconductor wafer to be mounted, and is preferably a TAB tape in which an IC or an LSI such as a liquid crystal driver is mounted. However, a semiconductor substrate in which a plurality of semiconductor wafers are formed may be used. All of the mats of the mat or the test mat and the test probe are targeted.

若根據本發明之具有對準機能的半導體檢查裝置及對準方法,則可定量地得知來自基準位置的偏移作為補正量,因此可減少對準作業的試行錯誤的次數,可取得能夠進行效率佳的對位之優點。又,若根據本發明之搭載半導體晶片的基體及探針卡,則藉由使用於本發明之具有對準機能的半導體檢查裝置及對準方法,可定量地掌握來自基準位置的偏移量作為補正量,可取得能夠實現效率佳的對準之優點。According to the semiconductor inspection apparatus and the alignment method having the alignment function of the present invention, the offset from the reference position can be quantitatively known as the correction amount, so that the number of trial errors of the alignment operation can be reduced, and the acquisition can be performed. The advantage of efficient alignment. Moreover, according to the semiconductor wafer mounting base and the probe card of the present invention, the semiconductor inspection apparatus and the alignment method using the alignment function of the present invention can quantitatively grasp the offset from the reference position as By correcting the amount, the advantage of achieving an efficient alignment can be obtained.

以下,舉搭載半導體晶片的基體為TAB帶時為例,利用圖面來說明本發明,但當然並非限於本發明所圖示者。Hereinafter, the present invention will be described by way of example with reference to the case where the substrate on which the semiconductor wafer is mounted is a TAB tape, but it is of course not limited to those illustrated in the present invention.

圖1是表示本發明之具有對準機能的半導體檢查裝置之一例的概略圖。在圖1中,1是本發明的半導體檢查裝置,半導體檢查裝置1是由自動分類機(Handler)2及測試器(tester)3所構成。4是裝置捲盤(reel),5是收容捲盤,6、6是鏈輪(sprocket),7是TAB帶。鏈輪6、6是具有使鏈輪的齒卡合於設在TAB帶7的鏈輪孔(sprocket hole),將TAB帶7從裝置捲盤4送往收容捲盤5的方向之機能。8是推動機(pusher),9是XY移動台,10是使推動機8移動於上下方向的驅動裝置。在推動機8設有未圖示的吸引手段,吸附TAB帶7,連同吸附後的TAB帶7,藉由XY移動台9來使移動於XY方向。該等裝置捲盤4、收容捲盤5、鏈輪6、6、推動機8、XY移動台9、及驅動裝置10是自動分類機2的構成要素。Fig. 1 is a schematic view showing an example of a semiconductor inspection apparatus having an alignment function according to the present invention. In Fig. 1, reference numeral 1 denotes a semiconductor inspection apparatus of the present invention, and the semiconductor inspection apparatus 1 is composed of an automatic sorter (Handler) 2 and a tester 3. 4 is a device reel, 5 is a storage reel, 6, 6 is a sprocket, and 7 is a TAB tape. The sprocket wheels 6 and 6 have a function of engaging the teeth of the sprocket in a sprocket hole provided in the TAB belt 7 and transporting the TAB belt 7 from the apparatus reel 4 to the accommodating reel 5. 8 is a pusher, 9 is an XY moving table, and 10 is a driving device that moves the pusher 8 in the up and down direction. The pusher 8 is provided with a suction means (not shown), and the TAB tape 7 is adsorbed, and the TAB tape 7 after the adsorption is moved by the XY moving table 9 in the XY direction. The device reel 4, the storage reel 5, the sprockets 6, 6, the pusher 8, the XY moving table 9, and the drive device 10 are constituent elements of the automatic sorter 2.

11是探針卡,12是測試器頭。該等探針卡11及測試器頭12是測試器3的構成要素。11 is the probe card and 12 is the tester head. The probe card 11 and the tester head 12 are constituent elements of the tester 3.

本發明的半導體檢查裝置1是具有上述那樣的自動分類機2及測試器3,藉由鏈輪6、6來將搭載於TAB帶7的半導體晶片送至檢查位置,在對位後,令推動機8下降,使安裝於探針卡11的多數個測試用探針電性接觸於半導體晶片的測試墊,進行其電氣特性的檢查。In the semiconductor inspection device 1 of the present invention, the automatic sorting machine 2 and the tester 3 are provided, and the semiconductor wafer mounted on the TAB tape 7 is sent to the inspection position by the sprocket wheels 6 and 6, and after the alignment, the push is performed. The machine 8 is lowered to electrically contact a plurality of test probes attached to the probe card 11 to the test pads of the semiconductor wafer, and the electrical characteristics thereof are inspected.

另外,XY移動台9亦可設於測試器頭12側,可不是使TAB帶7對探針卡11移動,而是使探針卡11對TAB帶7移動。Further, the XY moving table 9 may be provided on the side of the tester head 12, and instead of moving the TAB tape 7 to the probe card 11, the probe card 11 may be moved to the TAB tape 7.

圖2是擴大顯示TAB帶7與探針卡11的關係剖面圖。13是探針基板,14是探針卡11的配線基板。15是被搭載於TAB帶7的半導體晶片,16、16是被安裝於探針卡11的測試用的探針,17是平台(platform),在平台17中設有凹部17a。凹部17a是經由設於探針基板13的大略中央部的貫通孔18來朝TAB帶7開口。凹部17a的深度是包含貫通孔18的厚度時,為可充分收容半導體晶片15的深度。如此的凹部17a設於平台17時,當TAB帶7藉由推動機8來推壓至探針卡11側時,被搭載於TAB帶7的半導體晶片15的至少一部分會被收容於凹部17a,可取得不會與平台17接觸的優點。通常,被搭載於TBA帶7的半導體晶片15的高度是0.8mm,探針卡11的厚度是0.14mm,因此凹部17a的深度是0.8mm-0.14mm,亦即只要是0.64mm以上即可。另外,19是間隔件,20是補強板。Fig. 2 is a cross-sectional view showing the relationship between the TAB tape 7 and the probe card 11 in an enlarged manner. 13 is a probe substrate, and 14 is a wiring board of the probe card 11. 15 is a semiconductor wafer mounted on the TAB tape 7, 16 and 16 are probes for testing attached to the probe card 11, 17 is a platform, and a recess 17a is provided in the stage 17. The recess 17a is opened to the TAB tape 7 via the through hole 18 provided in the substantially central portion of the probe substrate 13. When the depth of the recessed portion 17a is the thickness including the through hole 18, the depth of the semiconductor wafer 15 can be sufficiently accommodated. When the concave portion 17a is provided on the stage 17, when the TAB tape 7 is pressed to the probe card 11 side by the pusher 8, at least a part of the semiconductor wafer 15 mounted on the TAB tape 7 is accommodated in the concave portion 17a. The advantage of not coming into contact with the platform 17 can be obtained. Usually, the height of the semiconductor wafer 15 mounted on the TBA tape 7 is 0.8 mm, and the thickness of the probe card 11 is 0.14 mm. Therefore, the depth of the concave portion 17a is 0.8 mm to 0.14 mm, that is, as long as it is 0.64 mm or more. In addition, 19 is a spacer and 20 is a reinforcing plate.

圖3是表示本發明的基體的TAB帶7之一例的平面圖。如圖所示,在TAB帶7搭載有複數的半導體晶片15、15、15…,各個的半導體晶片15、15、15…之未圖示的內引線是與形成於TAB帶上的引線圖案21、21…連接,在引線圖案21、21的前端形成有未圖示的測試墊。Fig. 3 is a plan view showing an example of a TAB tape 7 of a substrate of the present invention. As shown in the figure, a plurality of semiconductor wafers 15, 15, 15, ... are mounted on the TAB tape 7, and the inner leads (not shown) of the respective semiconductor wafers 15, 15, 15, ... are the lead patterns 21 formed on the TAB tape. 21 and 21 are connected, and test pads (not shown) are formed at the tips of the lead patterns 21 and 21.

22、23是分別為大對準用及微對準用的端子,皆形成於TAB帶7上。在本例中,大對準用的端子22與微對準用的端子23是如後述般,為了取得從各端子所取得的補正量的平均值,在各半導體晶片15形成各2組,但亦可為1組,且亦可使配置的角度在各組有所不同。又,依情況,亦可只設置大對準用或微對準用的其中任一方的端子。另外,24、24為鏈輪孔。22 and 23 are terminals for large alignment and micro-alignment, respectively, which are formed on the TAB tape 7. In this example, the terminals 22 for the large alignment and the terminals 23 for the micro-alignment are formed as follows, and in order to obtain the average value of the correction amounts obtained from the respective terminals, each of the semiconductor wafers 15 is formed in two groups. It is a group and can also make the configuration angle different in each group. Further, depending on the case, only one of the terminals for large alignment or micro alignment may be provided. In addition, 24 and 24 are sprocket holes.

圖4是只取出有關一個半導體晶片15的TAB帶7的部分來擴大顯示。對於和圖3同構件附上同符號。25、25是測試用的探針,測試用的探針25、25是如圖所示般,使其前端部接觸於引線圖案21的前端所形成的測試墊,而來檢查半導體晶片15的電氣特性者。Fig. 4 is an enlarged view showing only a portion of the TAB tape 7 relating to one semiconductor wafer 15. For the same components as in Fig. 3, the same symbols are attached. 25 and 25 are probes for testing, and the probes 25 and 25 for testing are inspected so that the front end portion thereof contacts the test pad formed at the front end of the lead pattern 21 to check the electrical properties of the semiconductor wafer 15. Characteristic.

圖5是大對準用的端子22的擴大圖。大對準用的端子22是由:長狀的通用端子22COM 、及從通用端子22COM 的長狀的中央部來突出於與長狀的長度方向垂角的方向之1個虛擬端子22a所構成。由虛擬端子22a從通用端子22COM 突出的情形來看,明顯與通用端子22COM 電性連接。α是虛擬端子22a的寬度方向的中心線,在本例中,由於虛擬端子22a是從通用端子22COM 的長度方向中央部突出,所以α也是通用端子22COM 的長度方向的中心線。FIG. 5 is an enlarged view of the terminal 22 for large alignment. The terminal 22 for large alignment is composed of a long common terminal 22 COM and a virtual terminal 22a protruding from a long central portion of the universal terminal 22 COM in a direction perpendicular to the longitudinal direction of the long longitudinal direction. . From the case where the dummy terminal 22a protrudes from the common terminal 22 COM , it is apparently electrically connected to the common terminal 22 COM . α is a virtual center line in the width direction of the terminal 22a, in the present embodiment, since the dummy terminal 22a is a common terminal from a longitudinal direction central portion of the projection 22 COM, so α is also a common terminal of the longitudinal direction centerline 22 COM.

圖6是表示大對準用的端子22、通用探針及虛擬探針的關係平面圖。在圖6中,26COM 是通用探針,261 ~2619 是虛擬探針,虛擬探針261 ~2619 皆是同形狀、同大小,配置成其前端部排成直線狀。W是虛擬探針261 ~2619 的配置間隔(間距),在虛擬探針261 ~2619 間,配置間隔W為均等。β是中央的虛擬探針2610 的寬度方向的中心線,如圖示般,通用探針26COM 是位於與中央的虛擬探針2610 相向的位置,因此β也是通用探針26COM 的寬度方向的中心線。在通用探針26COM 的正下面存在通用端子22COM ,在虛擬探針2610 的正下面存在虛擬端子22a。Fig. 6 is a plan view showing the relationship between the terminal 22 for large alignment, the universal probe, and the dummy probe. In Fig. 6, 26 COM is a general-purpose probe, 26 1 to 26 19 are virtual probes, and virtual probes 26 1 to 26 19 are all the same shape and the same size, and their front end portions are arranged in a straight line. W 1 is the virtual probe 26 arrangement interval (pitch) of 2619, between the virtual probe 26 1 to 26 19 W into equal intervals. β is the center line in the width direction of the central virtual probe 26 10. As shown, the universal probe 26 COM is located at a position facing the central virtual probe 26 10 , so β is also the width of the universal probe 26 COM . The centerline of the direction. A universal terminal 22 COM is present directly below the universal probe 26 COM , and a virtual terminal 22a is present directly below the virtual probe 26 10 .

圖7是圖6的X-X’剖面圖,就圖的狀態而言,是僅虛擬探針2610 會與虛擬端子22a接觸。L是虛擬端子22a的寬度方向的長度,X是虛擬探針261 ~2619 的前端徑。Fig. 7 is a cross-sectional view taken along line XX' of Fig. 6. In the state of the figure, only the dummy probe 26 10 is in contact with the dummy terminal 22a. L is the length in the width direction of the dummy terminal 22a, and X is the tip diameter of the dummy probes 26 1 to 26 19 .

通用探針26COM 與虛擬探針261 ~2619 是通常與測試用的探針一起安裝於探針卡11,但該等通用探針26COM 及虛擬探針261 ~2619 與形成於TAB帶7上的通用端子22COM 及虛擬端子22a的位置關係是如其次所示。亦即,兩者的位置關係是設定成在檢查位置,當搭載檢查對象的半導體晶片15的TAB帶7處於正規的位置時,中央的虛擬探針2610 的中心線β會來到虛擬端子22a的中心線α上。因此,當中央的虛擬探針2610 的中心線β位於虛擬端子22a的中心線α上時,換言之,若中央的虛擬探針2610 接觸於虛擬端子22a,該位置為虛擬端子22a的中央,則TAB帶7在檢查位置,至少有關通用端子22COM 的長狀的長度方向,是處於正規的位置。The universal probe 26 COM and the dummy probes 26 1 to 26 19 are usually attached to the probe card 11 together with the probe for testing, but the general probe 26 COM and the virtual probes 26 1 to 26 19 are formed in The positional relationship between the common terminal 22 COM and the dummy terminal 22a on the TAB tape 7 is as shown next. That is, the positional relationship between the two is set at the inspection position, and when the TAB tape 7 of the semiconductor wafer 15 to be inspected is in a normal position, the center line β of the central virtual probe 26 10 comes to the virtual terminal 22a. The center line is on the alpha. Therefore, when the center line β of the central virtual probe 26 10 is located on the center line α of the virtual terminal 22a, in other words, if the central virtual probe 26 10 is in contact with the virtual terminal 22a, the position is the center of the virtual terminal 22a. Then, the TAB tape 7 is in the inspection position, at least in the longitudinal direction of the long terminal of the common terminal 22 COM , in a normal position.

相反的,當中央的虛擬探針2610 未與虛擬端子22a接觸,或其他的虛擬探針261 ~269 、2611 ~2619 的任一與虛擬端子22a接觸時,該接觸的虛擬探針離開中央的虛擬探針2610 的部分,成為TAB帶7的位置偏離正規的位置者。例如,位於最外側的虛擬探針261 或2619 的其中任一與虛擬端子22a接觸時,TAB帶7是在可檢測的範圍,形成最偏離正規的位置,從中央的虛擬探針2610 到虛擬探針261 或2619 的距離為規定可檢測出的偏移量的最大值。另外,通用端子22COM 的長度方向的長度是選擇成即使位於最外側的虛擬探針261 或2619 的其中任一個與虛擬端子22a接觸時,與通用探針26COM 的電性接觸也不會斷絕的長度。並且,在圖示的例子中,虛擬探針的數量是19根,但並非限於19根,亦可為18根以下,或20根以上。不過,虛擬探針的數量是設成奇數為理想,而使能夠明確虛擬探針列的中央。Conversely, when the central virtual probe 26 10 is not in contact with the virtual terminal 22a, or any of the other virtual probes 26 1 - 26 9 , 26 11 - 26 19 are in contact with the virtual terminal 22a, the virtual probe of the contact The needle leaves the portion of the central virtual probe 26 10 and becomes the position where the position of the TAB tape 7 deviates from the normal position. For example, when any one of the outermost virtual probes 26 1 or 26 19 is in contact with the dummy terminal 22a, the TAB tape 7 is in a detectable range, forming the most off-normal position from the central virtual probe 26 10 The distance to the virtual probe 26 1 or 26 19 is the maximum value that defines the detectable offset. In addition, the length of the universal terminal 22 COM in the longitudinal direction is selected such that even if any one of the outermost virtual probes 26 1 or 26 19 is in contact with the dummy terminal 22a, electrical contact with the universal probe 26 COM is not The length that will be cut off. Further, in the illustrated example, the number of virtual probes is 19, but it is not limited to 19, and may be 18 or less, or 20 or more. However, it is desirable to set the number of virtual probes to an odd number so that the center of the virtual probe column can be clarified.

以下,利用圖8~圖10來說明有關與通用探針26COM 電性導通的虛擬探針261 ~2619 的組合與對準用的補正量的對應關係。另外,在圖8~圖10中,虛擬探針261 ~2619 是藉由在探針上記上號碼來顯示。Hereinafter, the correspondence relationship between the combination of the virtual probes 26 1 to 26 19 electrically connected to the universal probe 26 COM and the correction amount for alignment will be described with reference to FIGS. 8 to 10 . Further, in Figs. 8 to 10, the virtual probes 26 1 to 26 19 are displayed by numbering the probe.

圖8是只擴大顯示圖7的中央部者。在圖8中,中央的虛擬探針2610 是處於虛擬端子22a的中央,TAB帶7是處於正規的位置。在此狀態下如先前圖6所示般,通用探針26COM 是與通用端子22COM 接。因此,僅通用探針26COM 與虛擬探針2610 會處於導通狀態,通用探針26COM 與其他的虛擬探針不是導通狀態。Fig. 8 is a view showing only the central portion of Fig. 7 enlarged. In Fig. 8, the central virtual probe 26 10 is at the center of the virtual terminal 22a, and the TAB tape 7 is in a normal position. In this state, as shown in Fig. 6 previously, the universal probe 26 COM is connected to the common terminal 22 COM . Therefore, only the universal probe 26 COM and the virtual probe 26 10 are in an on state, and the universal probe 26 COM and other virtual probes are not in an on state.

由此圖8所示的狀態,若TAB帶7例如在圖中左方向或右方向只偏移S1 ,則虛擬探針269 或虛擬探針2611 也會與虛擬端子22a接觸。此情況也是因為虛擬探針2610 依然與虛擬端子22a處於接觸狀態,所以通用探針26COM 與虛擬探針2610 及269 、或通用探針26COM 與虛擬探針2610 及2611 會形成導通狀態。若求取此時的距離S1 ,則S1 是從虛擬探針269 ~2610 間的間隔W來減去虛擬端子22a的寬度方向的長度L的(1/2)與虛擬探針269 的前端徑X的(1/2)之長度,亦即,Whereby the state shown in FIG. 8, for example, in FIG left or right direction when shifted by TAB tape 7 S 1, the virtual probe 269 or probe 2611 also virtual contact with the virtual terminal 22a. This is also because the virtual probe 26 10 is still in contact with the virtual terminal 22a, so the universal probe 26 COM and the virtual probes 26 10 and 26 9 , or the universal probe 26 COM and the virtual probes 26 10 and 26 11 will A conductive state is formed. When the distance S 1 at this time is obtained, S 1 is a subtraction (1/2) of the length L of the width direction of the virtual terminal 22a from the interval W between the virtual probes 26 9 to 26 10 and the virtual probe 26 The length of (12) of the front end diameter X of 9 , that is,

S1 =W-(L/2)-(X/2)S 1 =W-(L/2)-(X/2)

亦即,不僅虛擬探針2610 ,鄰接的虛擬探針269 或2611 與通用探針26COM 處於導通狀態時,TAB帶7是在圖中左或右方向至少偏移距離S1 ,相反的,僅虛擬探針2610 與通用探針26COM 處於導通狀態時,TAB帶7的偏移量是未滿±S1That is, not only the virtual probe 26 10 , the adjacent virtual probe 26 9 or 26 11 and the universal probe 26 COM are in an on state, the TAB band 7 is at least offset by a distance S 1 in the left or right direction in the figure, When only the virtual probe 26 10 and the universal probe 26 COM are in an on state, the offset of the TAB tape 7 is less than ±S 1 .

圖9是表示由圖8所示的狀態,TAB帶7偏移至圖中右方向,中央的虛擬探針2610 不與虛擬端子22a接觸的界限狀態。此時的偏移量S2 由圖可明確得知形成:Fig. 9 is a view showing a state in which the TAB tape 7 is shifted to the right direction in the figure, and the virtual probe 26 10 at the center is not in contact with the virtual terminal 22a. The offset S 2 at this time can be clearly seen from the figure:

S2 =(L/2)+(X/2)S 2 = (L/2) + (X/2)

亦即,當通用探針26COM 與虛擬探針2610 及虛擬探針2611 為導通狀態時,TAB帶7往圖中右方向的偏移量是若將往圖中右方向的偏移設為「負」的符號,則形成-S1 以上、-S2 以下。由圖8所示的狀態,TAB帶7偏移至圖中左方向時也是同樣,只是S1 、S2 的距離改「負」成「正」顯示而已。That is, when the universal probe 26 COM and the virtual probe 26 10 and the virtual probe 26 11 are in an on state, the offset of the TAB band 7 in the right direction of the figure is set to the right direction in the figure. The sign "negative" forms -S 1 or more and -S 2 or less. The state shown in Fig. 8 is the same when the TAB tape 7 is shifted to the left direction in the figure, except that the distances of S 1 and S 2 are changed to "negative" to "positive" display.

圖10是表示由圖9所示的狀態,TAB帶7更偏移至圖中右方向,亦即「負」方向,除了虛擬探針2611 以外,加上虛擬探針2612 會與虛擬端子22a接觸的臨界狀態。此時的偏移量S3 由圖可明確得知形成:Fig. 10 is a view showing the state shown in Fig. 9. The TAB tape 7 is further shifted to the right direction in the figure, that is, the "negative" direction. In addition to the virtual probe 26 11 , the dummy probe 26 12 is added to the virtual terminal. The critical state of contact with 22a. The offset S 3 at this time can be clearly seen from the figure:

S3 =W+{W-(L/2)-(X/2)}=2W-(L/2)-(X/2)。S 3 = W + {W - (L / 2) - (X / 2)} = 2W - (L / 2) - (X / 2).

亦即,當通用探針26COM 與虛擬探針2611 為導通狀態時,TAB帶7往圖中右方向的偏移量是形成超過-S2 ,未滿-S3 。若彙整以上的結果,則形成以下的表1那樣。That is, when the universal probe 26 COM and the virtual probe 26 11 are in an on state, the offset of the TAB tape 7 in the right direction of the figure is formed to exceed -S 2 and not to -S 3 . If the above results are aggregated, the following Table 1 is formed.

可是,因與通用探針26COM 導通的虛擬探針的組合改變而導致的偏移量的寬最好是均等,所以假設現在通用探針26COM 與虛擬探針2610 及2611 為導通狀態時的偏移量的寬(=-S2 -(-S1 ))和僅通用探針26COM 與虛擬探針2611 為導通狀態時的偏移量的寬(=-S3 -(-S2 ))會相等,若求取此時的W、L、X的關係,則形成以下那樣。However, the width of the offset due to the combination of the virtual probes that are turned on by the universal probe 26 COM is preferably equal, so it is assumed that the universal probe 26 COM and the virtual probes 26 10 and 26 11 are now in a conductive state. The width of the offset (=-S 2 -(-S 1 )) and the width of the offset when only the general probe 26 COM and the virtual probe 26 11 are in the on state (=-S 3 -(- S 2 )) will be equal. If the relationship between W, L, and X at this time is obtained, the following will be formed.

亦即,若假設-S2 -(-S1 )=-S3 -(-S2 ),則因為形成2S2 =S3 +S1 ,所以若在此代入上述求得的S1 、S2 、S3 ,則形成2{(L/2)+(X/2)}={2W-(L/2)-(X/2)}+{W-(L/2)-(X/2)},若予以整理,則形成L+X=3W-L-X,亦即成為3W=2(L+X),可知當虛擬探針261 ~2619 的配置間隔W及其前端徑X、以及虛擬墊22a的寬度方向的長度L為3W=2(L+X)時,因與通用探針26COM 導通的虛擬探針的組合改變而導致的偏移量的範圍是形成均等。That is, if -S 2 -(-S 1 )=-S 3 -(-S 2 ) is assumed, since 2S 2 =S 3 +S 1 is formed , if the above-mentioned S 1 and S are substituted here, 2 , S 3 , then form 2{(L/2)+(X/2)}={2W-(L/2)-(X/2)}+{W-(L/2)-(X/ 2)}, if it is arranged, L+X=3W-LX is formed, that is, 3W=2 (L+X), and the arrangement interval W of the virtual probes 26 1 to 26 19 and the front end diameter X thereof are known. When the length L of the virtual pad 22a in the width direction is 3W=2 (L+X), the range of the offset due to the change in the combination of the virtual probes that are turned on by the universal probe 26 COM is uniform.

根據以上的結果,以通常泛用的探針的前端徑約20μm程度為前提,檢討W、X、L的關係之結果,當W=60μm、X=22.5μm、L=67.5μm時,可確認偏移量的間距是形成均等30μm。將此時與通用探針26COM 導通的虛擬探針261 ~2619 的組合、及此時的偏移量、及補正量的對應關係顯示於表2、表3。表2是表示與通用探針26COM 導通的虛擬探針為2610 ~2619 時,表3是表示與通用探針26COM 導通的虛擬探針為261 ~2610 時,基於方便起見分成2個,所以僅重複顯示與26COM 導通的虛擬探針為2610 時。另外,因為偏移量具有寬度,所以取各偏移量的範圍平均值作為對準用的補正量。此外,當然補正量的符號是與偏移量的符號相反,若將與通用探針26COM 導通的虛擬探針為2610 ~2619 時的補正量設為「+」,則與通用探針26COM 導通的虛擬探針為261 ~2610 時的補正量是以「-」來表示。Based on the above results, the results of the relationship between W, X, and L are evaluated on the premise that the tip diameter of the probe which is generally used is about 20 μm. When W = 60 μm, X = 22.5 μm, and L = 67.5 μm, it is confirmed. The pitch of the offset is formed to be equal to 30 μm. The combination of the virtual probes 26 1 to 26 19 which are electrically connected to the general-purpose probe 26 COM at this time, and the correspondence relationship between the offset amount and the correction amount at this time are shown in Table 2 and Table 3. Table 2 shows that when the virtual probes that are electrically connected to the universal probe 26 COM are 26 10 to 26 19 , Table 3 shows that the virtual probes that are electrically connected to the universal probe 26 COM are 26 1 to 26 10 , for convenience. Divided into 2, so only the virtual probe that is turned on with 26 COM is displayed as 26 10 o'clock. Further, since the offset has a width, the average value of the range of each offset is taken as the correction amount for alignment. Further, of course, the sign of the correction amount is opposite to the sign of the offset amount, and when the correction amount when the virtual probe that is turned on by the universal probe 26 COM is 26 10 to 26 19 is set to "+", the general probe is used. 26 When the virtual probe that is turned on by COM is 26 1 to 26 10 , the correction amount is represented by "-".

如此,因為與通用探針26COM 導通的虛擬探針261 ~2619 的組合與對準用的補正量之間具有對應關係,所以先使此對應關係記憶於記憶裝置,根據對準時所被求取之與通用探針26COM 導通的虛擬探針261 ~2619 的組合,來從記憶裝置讀出所對應的補正量,藉此包含偏移的方向,可定量地得知對準用的補正量。然後,只要根據所被讀出的補正量來使半導體晶片15對測試用探針25、25…相對性地移動,使兩者的位置關係一致即可。In this way, since there is a correspondence between the combination of the virtual probes 26 1 to 26 19 that are turned on by the universal probe 26 COM and the correction amount for alignment, the correspondence is first memorized in the memory device, and is requested according to the alignment. The combination of the virtual probes 26 1 to 26 19 that are turned on by the universal probe 26 COM reads the corresponding correction amount from the memory device, thereby including the direction of the offset, and quantitatively knows the correction for alignment. the amount. Then, the semiconductor wafer 15 is relatively moved by the test probes 25, 25, ... in accordance with the amount of correction to be read, and the positional relationship between the two can be matched.

圖11是微對準用的端子23的擴大圖。微對準用的端子23是由:突出成梳子狀的複數個虛擬端子23a~23g、及相對於該等虛擬端子23a~23g的梳子狀的根元部,在該根元部的中央部被電性連接的通用端子23COM 所構成。α是中央的虛擬端子23d的寬度方向的中心線,D是虛擬端子23a~23g的配置間隔(間距),Y是虛擬端子23a~23g的寬度方向的長度。另外,虛擬端子23a~23g是全部為同形狀、同大小。Fig. 11 is an enlarged view of the terminal 23 for micro alignment. The terminal 23 for micro-alignment is composed of a plurality of dummy terminals 23a to 23g protruding in a comb shape, and a comb-shaped root portion with respect to the dummy terminals 23a to 23g, and is electrically connected to a central portion of the root portion. The universal terminal 23 COM is constructed. α is a center line in the width direction of the central virtual terminal 23d, D is an arrangement interval (pitch) of the dummy terminals 23a to 23g, and Y is a length in the width direction of the dummy terminals 23a to 23g. Further, all of the dummy terminals 23a to 23g have the same shape and the same size.

圖12是表示微對準用的端子23與通用探針及虛擬探針的關係的平面圖。在圖12中,27COM 是微對準用的通用探針,271 ~275 是微對準用的虛擬探針,W是虛擬探針271 ~275 的配置間隔(間距)。虛擬探針271 ~275 皆是同形狀,同大小,配置成其前端部排成直線狀,在虛擬探針271 ~275 間配置間隔W為均等。β是中央的虛擬探針273 的寬度方向的中心線。如圖示般,通用探針27COM 是處於與中央的虛擬探針273 相向的位置,因此β也是通用探針27COM 的寬度方向的中心線。在通用探針27COM 的正下面存在通用端子23COM ,在虛擬探針273 的正下面存在虛擬端子23d。Fig. 12 is a plan view showing the relationship between the terminal 23 for micro-alignment and a general-purpose probe and a virtual probe. In Fig. 12, 27 COM is a general-purpose probe for micro-alignment, 27 1 to 27 5 are virtual probes for micro-alignment, and W is an arrangement interval (pitch) of virtual probes 27 1 to 27 5 . Each of the virtual probes 27 1 to 27 5 has the same shape and the same size, and the front end portions thereof are arranged in a straight line, and the interval W between the virtual probes 27 1 to 27 5 is uniform. β is a virtual center of the probe center line in the width direction of 273. As shown in the figure, the universal probe 27 COM is at a position facing the central virtual probe 27 3 , and therefore β is also the center line in the width direction of the universal probe 27 COM . In the presence of positive common terminal 23 COM following general probes 27 of the COM, the virtual terminal 23d is present right below the virtual probe 273.

圖13是圖12的Y-Y’剖面圖。如圖所示,在虛擬探針273 的正下面存在虛擬端子23d,在鄰接的虛擬探針272 及274 的下面也分別存在虛擬端子23c及23e,結果,3根的虛擬探針272 、273 、274 會經由虛擬端子23c~23e及通用端子23COM 來與通用探針27COM 處於導通狀態。X是虛擬探針271 ~275 的前端徑,W、D、Y是如上述般,分別為虛擬探針271 ~275 的配置間隔,虛擬端子23a~23g的配置間隔,虛擬端子23a~23g的寬度方向的長度。另外,在圖13中,虛擬探針271 ~275 是藉由在探針上記上號碼來顯示,虛擬端子23a~23g是藉由在各虛擬端子的下面記上字母序列a~g來顯示。Figure 13 is a cross-sectional view taken along line YY' of Figure 12 . As shown, the probe 273 of the virtual present immediately below the dummy terminal 23d, there are dummy terminals 23c and 23e adjacent in the following virtual probe 272 and 274, respectively, results, three virtual probe 27 2 , 27 3 , and 27 4 are in an ON state with the universal probe 27 COM via the virtual terminals 23c to 23e and the common terminal 23 COM . X is the front end diameter of the virtual probes 27 1 to 27 5 , and W, D, and Y are the arrangement intervals of the virtual probes 27 1 to 27 5 , the arrangement intervals of the dummy terminals 23 a to 23 g , and the dummy terminal 23 a as described above. ~23g length in the width direction. In addition, in FIG. 13, the virtual probes 27 1 to 27 5 are displayed by numbering the probe, and the virtual terminals 23a to 23g are displayed by writing the alphabet sequences a to g below the virtual terminals. .

與大對準用的通用探針26COM 及虛擬探針261 ~2619 同樣地,微對準用的通用探針27COM 及虛擬探針271 ~275 通常也與測試用的探針一起被安裝於探針卡11。該等通用探針27COM 及虛擬探針271 ~275 是設定成相對於TAB帶7上所形成的微對準用的通用端子23COM 及虛擬端子23a~23g,在檢查位置,當搭載檢查對象的半導體晶片15的TAB帶7處於正規的位置,中央的虛擬探針273 的中心線β會來到中央的虛擬端子23d的中心線α上。因此,如圖13所示,若中央的虛擬探針273 在其中央位置接觸於虛擬端子23d,鄰接的虛擬探針272 及274 分別接觸於虛擬端子23c及23e,則TAB帶7在檢查位置,至少有關虛擬端子23a~23g的梳子狀的配列方向(圖12、圖13的左右方向),是形成處於正規的位置。Similarly to the general-purpose probe 26 COM and the virtual probes 26 1 to 26 19 for large alignment, the general-purpose probe 27 COM and the dummy probes 27 1 to 27 5 for micro-alignment are usually also used together with the probe for testing. Mounted on the probe card 11. The general-purpose probes 27 COM and the virtual probes 27 1 to 27 5 are set to be common terminals 23 COM and dummy terminals 23a to 23g for micro-alignment formed on the TAB tape 7, and are mounted at the inspection position. The TAB tape 7 of the semiconductor wafer 15 of the object is in a normal position, and the center line β of the central virtual probe 27 3 comes to the center line α of the central virtual terminal 23d. Therefore, as shown in FIG. 13, if the central virtual probe 27 3 is in contact with the virtual terminal 23d at its central position, and the adjacent virtual probes 27 2 and 27 4 are in contact with the virtual terminals 23c and 23e, respectively, the TAB tape 7 is At least the position of the comb-like arrangement of the dummy terminals 23a to 23g (the horizontal direction in FIGS. 12 and 13) is formed at a regular position.

另外,通用端子23COM 的寬,亦即沿著虛擬端子23a~23g的配列方向(圖12、圖13的左右方向)的長度是選擇成即使處於最外側的虛擬探針271 或275 移動至可與處於最外側的虛擬端子23a或23g充分地接觸的位置,通用探針27COM 與通用端子23COM 的電性接觸也不會斷絕的長度。並且,在圖示的例子中,虛擬端子的數量是7根,虛擬探針的數量是5根,但虛擬端子及虛擬探針的數量並非限於該等。不過,以虛擬端子的數量比虛擬探針的數量更多2個為理想。Further, the width of the common terminal 23 COM , that is, the length along the arrangement direction of the dummy terminals 23a to 23g (the horizontal direction in FIGS. 12 and 13) is selected so that even the outermost virtual probe 27 1 or 27 5 moves. The electrical contact between the universal probe 27 COM and the universal terminal 23 COM is not cut off to a position where it can be sufficiently brought into contact with the outermost dummy terminal 23a or 23g. Further, in the illustrated example, the number of virtual terminals is seven, and the number of virtual probes is five, but the number of virtual terminals and virtual probes is not limited to these. However, it is desirable to have two more virtual terminals than the number of virtual probes.

以下,利用圖13、圖14來說明有關與微對準用的通用探針27COM 電性導通的虛擬探針271 ~275 的組合與對準用的補正量的對應關係。Hereinafter, the correspondence relationship between the combination of the dummy probes 27 1 to 27 5 electrically connected to the general-purpose probe 27 COM for micro-alignment and the correction amount for alignment will be described with reference to FIGS. 13 and 14 .

在圖13中,中央的虛擬探針273 是在其中央位置接觸於虛擬端子23d,鄰接的虛擬探針272 及274 也分別接觸於虛擬端子23c及23e,TAB帶7是處於正規的位置。由此狀態,若TAB帶7例如在圖中左方向或右方向只偏移s1 ,則虛擬探針271 或虛擬探針275 的其中任一會與虛擬端子23b或23f接觸。此情況也是因為虛擬探針272 ~274 依然與各個的虛擬端子23c~23e處於接觸狀態,所以通用探針27COM 與虛擬探針272 ~274 及271 、或通用探針27COM 與虛擬探針272 ~274 及275 會形成導通狀態。In Fig. 13, the central virtual probe 27 3 is in contact with the virtual terminal 23d at its central position, and the adjacent virtual probes 27 2 and 27 4 are also in contact with the virtual terminals 23c and 23e, respectively, and the TAB tape 7 is in a regular state. position. In this state, if the TAB tape 7 is shifted by s 1 , for example, in the left or right direction in the drawing, either of the virtual probe 27 1 or the virtual probe 27 5 may come into contact with the dummy terminal 23b or 23f. This is also because the virtual probes 27 2 to 27 4 are still in contact with the respective dummy terminals 23c to 23e, so the general probe 27 COM and the virtual probes 27 2 to 27 4 and 27 1 or the general probe 27 COM The on-state is formed with the virtual probes 27 2 to 27 4 and 27 5 .

若求取此時的距離s1 ,則s1 是從虛擬探針273 ~275 間的間隔2×W來減去虛擬端子23d~23f的間隔2×D,再減去虛擬端子23f的寬度方向的長度Y的(1/2)、及虛擬探針275 的前端徑X的(1/2)之長度,亦即s1 =2W-2D-(Y/2)-(X/2)。When the distance s 1 at this time is obtained, s 1 is the interval 2 × D of the virtual terminals 23d to 23f subtracted from the interval 2 × W between the virtual probes 27 3 to 27 5 , and the virtual terminal 23 f is subtracted. (1/2) of the length Y in the width direction and (1/2) of the front end diameter X of the virtual probe 27 5 , that is, s 1 = 2W - 2D - (Y/2) - (X/2 ).

亦即,不僅虛擬探針272 ~274 ,當虛擬探針271 或275 與通用探針27COM 處於導通狀態時,TAB帶7是在圖中左或右方向至少偏移距離s1 ,相反的,僅虛擬探針272 ~274 與通用探針27COM 處於導通狀態時,TAB帶7的偏移量是形成未滿±s1That is, not only the virtual probes 27 2 to 27 4 , when the virtual probe 27 1 or 27 5 and the universal probe 27 COM are in an on state, the TAB band 7 is at least offset by a distance s 1 in the left or right direction in the figure. Conversely, when only the virtual probes 27 2 to 27 4 are in the on state with the general purpose probe 27 COM , the offset of the TAB tape 7 is less than ± s 1 .

圖14是表示由圖13所示的狀態,TAB帶7偏移至圖中右方向,從左起第2個虛擬探針272 不與虛擬端子23c接觸的界限狀態。此時的偏移量s2 由圖可明確得知形成:s2 ={D+(Y/2)}-{W-(X/2)}。FIG 14 is a view showing a state shown in FIG. 13, TAB tape 7 is shifted to the right direction, and the second from the left dummy probe 272 limits non-contact state with the virtual terminal 23c. The offset s 2 at this time is clearly known from the graph: s 2 ={D+(Y/2)}-{W-(X/2)}.

亦即,當通用探針27COM 與虛擬探針272 、273 、274 、275 為導通狀態時,TAB帶7往圖中右方向的偏移量是若將往圖中右方向的偏移設為「負」的符號,則形成-s1 以上,-s2 以下。由圖13所示的狀態,TAB帶7偏移至圖中左方向時也是同樣,只是s1 、s2 的距離改「負」成「正」顯示而已。若彙整以上的結果,則形成表4那樣。That is, when the universal probe 27 COM and the virtual probes 27 2 , 27 3 , 27 4 , and 27 5 are in an on state, the offset of the TAB band 7 in the right direction of the figure is the right direction in the figure. When the offset is set to "negative", -s 1 or more and -s 2 or less are formed. The state shown in Fig. 13 is the same when the TAB tape 7 is shifted to the left direction in the figure, except that the distances of s 1 and s 2 are changed to "negative" to "positive" display. If the above results are summarized, it will be as shown in Table 4.

可是,與大對準用的補正量時同樣,因與通用探針27COM 導通的虛擬探針的組合改變而導致的偏移量的寬度最好是均等,所以假設現在通用探針27COM 與虛擬探針272 ~274 為導通狀態時的偏移量的寬度(=2×s1 )和通用探針27COM 與虛擬探針272 ~275 為導通狀態時的偏移量的寬度(=s2 -s1 )相等,若求取此時的W、D、X、Y的關係,則形成以下那樣。However, similarly to the correction amount for large alignment, the width of the offset due to the change of the combination of the virtual probes that are turned on by the universal probe 27 COM is preferably equal, so it is assumed that the universal probe 27 COM and the virtual now The width of the offset (=2×s 1 ) when the probes 27 2 to 27 4 are in the on state and the width of the offset when the general probe 27 COM and the virtual probes 27 2 to 27 5 are in the on state ( =s 2 - s 1 ) are equal, and if the relationship of W, D, X, and Y at this time is obtained, the following is formed.

亦即,若假設2s1 =s2 -s1 ,代入上述求得的s1 、s2 ,則成為2{2W-2D-(Y/2)-(X/2)}={D+(Y/2)}-{W-(X/2)}-{2W-2D-(Y/2)-(X/2)},若予以整理,則形成4W-4D-Y-X=3D-3W+Y+X,亦即成為7(W-D)=2(X+Y),當虛擬探針271 ~275 的配置間隔W及其前端徑X、以及虛擬墊23a~23g的配置間隔D及寬度Y為7(W-D)=2(X+Y)時,可知因與通用探針27COM 導通的虛擬探針的組合改變而導致的偏移量的範圍是形成均等。That is, if 2s 1 = s 2 - s 1 is assumed, substituting the above-determined s 1 and s 2 becomes 2{2W-2D-(Y/2)-(X/2)}={D+(Y /2)}-{W-(X/2)}-{2W-2D-(Y/2)-(X/2)}, if it is sorted, it forms 4W-4D-YX=3D-3W+Y +X, that is, 7 (WD) = 2 (X + Y), the arrangement interval W of the dummy probes 27 1 to 27 5 and the front end diameter X thereof, and the arrangement interval D and width Y of the dummy pads 23a to 23g When 7 (WD) = 2 (X + Y), it is understood that the range of the offset due to the change in the combination of the virtual probes that are turned on by the general-purpose probe 27 COM is uniform.

根據以上的結果,以通常泛用的探針的前端徑約20μm程度為前提,檢討W、X、D、Y的關係之結果,當W=60μm、X=22.5μm、D=50μm、Y=12.5μm時,可確認偏移量的間距是形成均等5μm。將此時與通用探針27COM 導通的虛擬探針271 ~275 的組合、此時的偏移量、及補正量的對應關係顯示於表5。另外,因為偏移量具有寬度,所以取各偏移量的範圍平均值作為對準用的補正量。此外,當然補正量的符號是與偏移量的符號相反。Based on the above results, the results of the relationship between W, X, D, and Y are evaluated on the premise that the tip diameter of the probe which is generally used is about 20 μm. When W = 60 μm, X = 22.5 μm, D = 50 μm, Y = At 12.5 μm, it was confirmed that the pitch of the offset was equal to 5 μm. The correspondence between the combination of the virtual probes 27 1 to 27 5 that are turned on by the general-purpose probe 27 COM at this time, the offset amount at this time, and the correction amount is shown in Table 5. Further, since the offset has a width, the average value of the range of each offset is taken as the correction amount for alignment. In addition, of course, the sign of the correction amount is opposite to the sign of the offset.

如此,因為與通用探針27COM 導通的虛擬探針271 ~275 的組合與對準用的補正量之間具有對應關係,所以先使此對應關係記憶於記憶裝置,根據對準時所被求取之與通用探針27COM 導通的虛擬探針271 ~275 的組合,來從記憶裝置讀出所對應的補正量,藉此包含偏移的方向,可定量地得知對準用的補正量。然後,只要根據所被讀出的補正量來使半導體晶片15對測試用探針25、25…相對性地移動,使兩者的位置關係一致即可。In this way, since the combination of the virtual probes 27 1 to 27 5 that are turned on by the universal probe 27 COM and the correction amount for alignment have a correspondence relationship, the correspondence is first memorized in the memory device, and is requested according to the alignment. The combination of the virtual probes 27 1 to 27 5 that are turned on by the universal probe 27 COM reads the corresponding correction amount from the memory device, thereby including the direction of the offset, and quantitatively knows the correction for alignment. the amount. Then, the semiconductor wafer 15 is relatively moved by the test probes 25, 25, ... in accordance with the amount of correction to be read, and the positional relationship between the two can be matched.

另外,如圖4所示,當大對準用的端子22與微對準用的端子23分別各2組設於TAB帶7時,在探針卡11中,大對準用及微對準用的通用探針及虛擬探針的組也會各2組安裝於各個對應的位置。如此,當大對準用的端子22與微對準用的端子23分別各2組設於TAB帶7時,可取使虛擬探針與各個端子接觸而求得的補正量的平均值來作為對準用的補正量。因此,例如在TAB帶7上的端子22或23的形成位置有若干的偏移,還是可平均該偏移而使均等,所以可實現更高精度的對準。Further, as shown in FIG. 4, when the terminal 22 for large alignment and the terminal 23 for micro-alignment are respectively provided in the TAB tape 7, the probe card 11 is used for general alignment and micro-alignment. The set of needles and virtual probes are also installed in each of the corresponding positions. When the large alignment terminal 22 and the micro alignment terminal 23 are respectively provided in the TAB tape 7 in two sets, the average value of the correction amount obtained by bringing the virtual probe into contact with each terminal can be used as the alignment. Correction amount. Therefore, for example, there is a slight offset in the formation position of the terminals 22 or 23 on the TAB tape 7, or the offset can be averaged to be equal, so that more precise alignment can be achieved.

又,圖4所示的例子,大對準用的端子22與微對準用的端子23皆是被配置於檢測出與TAB帶7的傳送方向呈直角方向的位置偏移的方向,這是因為形成於TAB帶7的測試墊通常是在TAB帶7的傳送方向取某程度的長度來形成,有關TAB帶7的傳送方向是未能求得那麼高的對準精度。必要時,當然可將大對準用的端子22與微對準用的端子23設為與圖4所示的配置呈旋轉90度的配置,可檢測出TBA帶7的傳送方向的位置偏移。Further, in the example shown in FIG. 4, both the terminal 22 for large alignment and the terminal 23 for micro-alignment are arranged in a direction in which a positional deviation from the direction in which the TAB tape 7 is conveyed is detected, because the formation is performed. The test pad of the TAB tape 7 is usually formed to a certain length in the conveying direction of the TAB tape 7, and the conveying direction of the TAB tape 7 is an alignment precision that cannot be obtained as high. If necessary, the terminal 22 for large alignment and the terminal 23 for micro-alignment can of course be rotated by 90 degrees with the arrangement shown in FIG. 4, and the positional shift of the TBA tape 7 in the conveyance direction can be detected.

圖15是表示本發明之具有對準機能的半導體檢查裝置及對準方法的對位程序的流程圖。如圖15所示般,在本發明中是自動分類機與測試器會一邊交換資訊,一邊首先根據利用上述大對準用的端子及探針所取得的補正量來進行大對位,其次根據利用微對準用的端子及探針所取得的補正量來進行微對位。然後,在哪個的對位皆完成的時間點,測試器進行所定的電氣特性檢查。Fig. 15 is a flow chart showing the alignment procedure of the semiconductor inspection apparatus and the alignment method having the alignment function of the present invention. As shown in Fig. 15, in the present invention, the automatic sorter and the tester exchange information first, and first perform large alignment based on the correction amount obtained by the terminal and the probe for the large alignment, and secondly, according to the use. The micro-alignment terminal and the correction amount obtained by the probe are used for micro-alignment. Then, at the point in time when the alignment is completed, the tester performs the predetermined electrical characteristic check.

[產業上的利用可能性][Industry use possibility]

若以上所述,若根據本發明之具有對準機能的半導體檢查裝置及對準方法,則可定量地得知搭載檢查對象的半導體晶片的基體的檢查位置的位置偏移,因此可減少對準作業的試行錯誤的次數,進行效率佳的對位,所以極有用。又,若根據本發明之搭載半導體晶片的基體及探針卡,則藉由使用於本發明之具有對準機能的半導體檢查裝置及對準方法,可定量地掌握來自基準位置的偏移量作為補正量,可取得能夠實現效率佳的對準之良好的產業上的有用性。According to the semiconductor inspection apparatus and the alignment method having the alignment function of the present invention, the positional deviation of the inspection position of the substrate on which the semiconductor wafer to be inspected is mounted can be quantitatively known, thereby reducing alignment. The number of trials and errors of the job is very useful for performing efficient alignment. Moreover, according to the semiconductor wafer mounting base and the probe card of the present invention, the semiconductor inspection apparatus and the alignment method using the alignment function of the present invention can quantitatively grasp the offset from the reference position as By correcting the amount, it is possible to obtain good industrial usefulness for achieving efficient alignment.

1...半導體檢查裝置1. . . Semiconductor inspection device

2...自動分類機2. . . Automatic sorter

3...測試器3. . . Tester

4...裝置捲盤4. . . Device reel

5...收容捲盤5. . . Containment reel

6...鏈輪6. . . Sprocket

7...TAB帶7. . . TAB belt

8...推動機8. . . Push machine

9...XY移動台9. . . XY mobile station

10...驅動裝置10. . . Drive unit

11‧‧‧探針卡11‧‧‧ Probe Card

12‧‧‧測試器頭12‧‧‧Tester head

13‧‧‧探針基板13‧‧‧Probe substrate

14‧‧‧配線基板14‧‧‧Wiring substrate

15‧‧‧半導體晶片15‧‧‧Semiconductor wafer

16‧‧‧探針16‧‧‧ probe

17‧‧‧平台17‧‧‧ platform

17a‧‧‧凹部17a‧‧‧ recess

18‧‧‧貫通孔18‧‧‧through holes

22‧‧‧大對準用端子22‧‧‧Great alignment terminal

23‧‧‧微對準用端子23‧‧‧Micro-alignment terminals

25‧‧‧測試用探針25‧‧‧Test probe

26‧‧‧對準用探針26‧‧‧Alignment probe

W‧‧‧對準用探針的配置間隔W‧‧‧Configuration interval for alignment probe

X‧‧‧對準用探針的前端徑X‧‧‧Alignment probe tip diameter

L‧‧‧大對準用虛擬端子的寬L‧‧‧ Wide alignment of virtual terminals

D‧‧‧微對準用的虛擬端子的配置間隔D‧‧‧Configuration interval of virtual terminals for micro-alignment

Y‧‧‧微對準用虛擬端子的寬Y‧‧‧ Width of virtual terminal for micro-alignment

S、s‧‧‧偏移量S, s‧‧‧ offset

圖1是表示本發明之具有對準機能的半導體檢查裝置之一例的概略圖。Fig. 1 is a schematic view showing an example of a semiconductor inspection apparatus having an alignment function according to the present invention.

圖2是擴大顯示TAB帶與探針卡的關係的剖面圖。Fig. 2 is a cross-sectional view showing an enlarged relationship between a TAB tape and a probe card.

圖3是表示TAB帶之一例的平面圖。Fig. 3 is a plan view showing an example of a TAB tape.

圖4是TAB帶的部分擴大圖。Figure 4 is a partial enlarged view of the TAB belt.

圖5是大對準用的端子的擴大圖。Fig. 5 is an enlarged view of a terminal for large alignment.

圖6是表示大對準用的端子與通用探針及虛擬探針的關係的平面圖。Fig. 6 is a plan view showing the relationship between a terminal for large alignment and a general-purpose probe and a virtual probe.

圖7是圖6的X-X’剖面圖。Fig. 7 is a sectional view taken along the line X-X' of Fig. 6;

圖8是圖7的部分擴大圖。Figure 8 is a partial enlarged view of Figure 7.

圖9是表示位置偏移時的虛擬探針與虛擬端子的關係圖。Fig. 9 is a view showing a relationship between a virtual probe and a virtual terminal when the position is shifted.

圖10是表示位置偏移時的虛擬探針與虛擬端子的關係圖。Fig. 10 is a view showing a relationship between a virtual probe and a virtual terminal when the position is shifted.

圖11是微對準用的端子的擴大圖。Fig. 11 is an enlarged view of a terminal for micro alignment.

圖12是表示微對準用的端子與通用探針及虛擬探針的關係的平面圖。Fig. 12 is a plan view showing a relationship between a terminal for micro-alignment and a general-purpose probe and a virtual probe.

圖13是圖12的Y-Y’剖面圖。Fig. 13 is a sectional view taken along line Y-Y' of Fig. 12;

圖14是表示位置偏移時的虛擬探針與虛擬端子的關係圖。Fig. 14 is a view showing a relationship between a virtual probe and a virtual terminal when the position is shifted.

圖15是表示對位的程序的流程圖。Fig. 15 is a flow chart showing a procedure for registration.

1...半導體檢查裝置1. . . Semiconductor inspection device

2...自動分類機2. . . Automatic sorter

3...測試器3. . . Tester

4...裝置捲盤4. . . Device reel

5...收容捲盤5. . . Containment reel

6...鏈輪6. . . Sprocket

7...TAB帶7. . . TAB belt

8...推動機8. . . Push machine

9...XY移動台9. . . XY mobile station

10...驅動裝置10. . . Drive unit

11...探針卡11. . . Probe card

12...測試器頭12. . . Tester head

Claims (16)

一種具有對準機能的半導體檢查裝置,係使測試用探針的前端電性接觸於半導體晶片的電極墊或測試墊,而來檢查半導體晶片的電氣特性之半導體檢查裝置,其特徵係具備:將搭載檢查對象的半導體晶片的基體送至檢查位置之手段;使通用探針及複數的虛擬探針對於送至檢查位置的基體相對性地移動,而使與形成於基體上的對準用的通用端子及和該通用端子電性連接的1個或複數個虛擬端子分別接觸或離脫之手段;調查通用探針及虛擬探針間的電性導通之手段;記憶電性導通的通用探針和虛擬探針的組合與對準用的補正量的對應關係之手段;從根據電性導通的通用探針和虛擬探針的組合來記憶前述對應關係的手段讀出對準用的補正量之手段;根據讀出的補正量來對準半導體晶片與測試用探針的相對性的位置之手段。 A semiconductor inspection device having an alignment function, wherein a front end of a test probe is electrically contacted with an electrode pad or a test pad of a semiconductor wafer, and a semiconductor inspection device for inspecting electrical characteristics of the semiconductor wafer is characterized in that: The means for feeding the substrate of the semiconductor wafer to be inspected to the inspection position, and the universal probe and the plurality of dummy probes are relatively moved with respect to the substrate fed to the inspection position, and the common terminal for alignment formed on the substrate is provided. And means for contacting or disconnecting one or more virtual terminals electrically connected to the universal terminal; means for electrically conducting electrical conduction between the universal probe and the virtual probe; and universal probe and virtual for electrically conductive electrical conduction a means for associating a combination of probes with a correction amount for alignment; means for reading the correction amount for alignment from a combination of a general-purpose probe and a virtual probe that are electrically conductive; The correction amount is used to align the position of the relative position of the semiconductor wafer and the test probe. 如申請專利範圍第1項之具有對準機能的半導體檢查裝置,其中,通用探針及複數的虛擬探針係與測試用探針一起安裝於探針卡,使通用探針及複數的虛擬探針對於搭載檢查對象的半導體晶片的基體相對性地移動的手段係具備使該探針卡對於基體相對性地移動之驅動裝置。 The semiconductor inspection device with alignment function according to claim 1, wherein the universal probe and the plurality of virtual probes are mounted on the probe card together with the test probe, so that the universal probe and the plurality of virtual probes are used. The means for relatively moving the substrate of the semiconductor wafer on which the inspection target is mounted includes a driving device that relatively moves the probe card to the substrate. 如申請專利範圍第1或2項之具有對準機能的半導體 檢查裝置,其中,記憶電性導通的通用探針和虛擬探針的組合與對準用的補正量的對應關係之手段係記憶大對準用及微對準用的至少2種類該對應關係。 A semiconductor with alignment function as claimed in claim 1 or 2 In the inspection apparatus, the means for associating the combination of the universal probe and the virtual probe that electrically electrically conducts with the correction amount for alignment is to store at least two types of correspondence between the large alignment and the micro alignment. 如申請專利範圍第1或2項之具有對準機能的半導體檢查裝置,其中,搭載檢查對象的半導體晶片的基體為TAB帶。 A semiconductor inspection apparatus having an alignment function according to claim 1 or 2, wherein the substrate on which the semiconductor wafer to be inspected is mounted is a TAB tape. 一種半導體檢查裝置的對準方法,係使測試用探針的前端電性接觸於半導體晶片的電極墊或測試墊,而來檢查半導體晶片的電氣特性之半導體檢查裝置的對準方法,其特徵係包含:1)將搭載檢查對象的半導體晶片且形成有對準用的通用端子及與該通用端子電性連接的1個或複數個虛擬端子之基體送至檢查位置之步驟;2)使通用探針及複數的虛擬探針對於送至檢查位置的基體相對性地移動,分別使通用探針電性接觸於對準用的通用端子,使複數的虛擬探針的其中任一電性接觸於虛擬端子之步驟;3)調查通用探針及虛擬探針間的電性導通之步驟;4)從根據電性導通的通用探針與虛擬探針的組合來記憶電性導通的通用探針和虛擬探針的組合與對準用的補正量的對應關係之記憶裝置讀出對準用的補正量之步驟;5)根據讀出的補正量來使半導體晶片與測試用探針的相對性的位置關係一致之步驟。 A method for aligning a semiconductor inspection device is an alignment method of a semiconductor inspection device for inspecting electrical characteristics of a semiconductor wafer by electrically contacting a front end of the test probe with an electrode pad or a test pad of the semiconductor wafer. The method includes: 1) a step of feeding a semiconductor wafer on which an inspection target is mounted, and forming a general-purpose terminal for alignment and a substrate of one or a plurality of dummy terminals electrically connected to the common terminal to an inspection position; 2) using a general-purpose probe And the plurality of virtual probes are relatively moved to the base body sent to the inspection position, and the universal probe is electrically contacted with the common terminal for alignment, and any one of the plurality of virtual probes is electrically contacted with the virtual terminal. Step; 3) investigating the electrical conduction between the universal probe and the virtual probe; 4) memorizing the electrically conductive universal probe and virtual probe from a combination of a universal probe and a virtual probe that are electrically conductive a step of reading the correction amount for alignment by the memory device corresponding to the correction amount for alignment; 5) making the semiconductor wafer and the test probe based on the read correction amount Relative positional relationship of the same step. 如申請專利範圍第5項之半導體檢查裝置的對準方 法,其中,在基體中,通用端子及與該通用端子電性連接的1個或複數個虛擬端子的組,係於大對準用及微對準用分別至少形成有各1組,上述2)~5)的步驟係針對大對準用與微對準用的通用端子及虛擬端子的各組,分別利用大對準用或微對準用的通用探針及複數的虛擬探針來至少各1次重複。 Alignment side of the semiconductor inspection device as claimed in claim 5 In the method, in the base body, a common terminal and a group of one or a plurality of dummy terminals electrically connected to the common terminal are formed in at least one set for each of the large alignment and the micro alignment, and the above 2) The steps of 5) are repeated for at least one of the general-purpose terminals for large alignment and micro-alignment and the virtual probes for large alignment or micro-alignment, respectively. 如申請專利範圍第5或6項之半導體檢查裝置的對準方法,其中,通用探針及複數的虛擬探針係與測試用探針一起被安裝於探針卡,上述2)的步驟係使探針卡對於送至檢查位置的基體相對性地移動之步驟。 The method of aligning a semiconductor inspection apparatus according to claim 5 or 6, wherein the universal probe and the plurality of virtual probes are attached to the probe card together with the test probe, and the steps of the above 2) are The step of the probe card moving relative to the substrate sent to the inspection position. 如申請專利範圍第5或6項之半導體檢查裝置的對準方法,其中,搭載檢查對象的半導體晶片之基體為TAB帶。 The alignment method of the semiconductor inspection apparatus according to claim 5 or 6, wherein the substrate on which the semiconductor wafer to be inspected is mounted is a TAB tape. 一種基體,其特徵係搭載檢查對象的半導體晶片且形成有對準用的通用端子及與該通用端子電性連接的1個或複數個的虛擬端子。 A substrate characterized in that a semiconductor wafer to be inspected is mounted, and a general-purpose terminal for alignment and one or a plurality of dummy terminals electrically connected to the common terminal are formed. 如申請專利範圍第9項之基體,其中,對準用的通用端子及與該通用端子電性連接的1個或複數個虛擬端子,係長狀的通用端子、及從通用端子的長狀的中央部突出於與長狀的長度方向垂直的方向之1個的虛擬端子。 The base body of claim 9, wherein the common terminal for alignment and one or a plurality of dummy terminals electrically connected to the common terminal are a long universal terminal and a long central portion of the universal terminal. A virtual terminal that protrudes in a direction perpendicular to the longitudinal direction of the elongated shape. 如申請專利範圍第9項之基體,其中,對準用的通用端子及與該通用端子電性連接的1個或複數個虛擬端子,係梳子狀突出的複數個虛擬端子、及對於該等虛擬端子的梳子狀的根元部,在該根元部的中央部電性連接的通 用端子。 The substrate of claim 9, wherein the common terminal for alignment and one or a plurality of dummy terminals electrically connected to the common terminal are a plurality of dummy terminals protruding in a comb shape, and for the dummy terminals The comb-like root part is electrically connected to the central part of the root part Use the terminal. 如申請專利範圍第9~11項中任一項所記載之基體,其中,通用端子及與該通用端子電性連接的1個或複數個虛擬端子的組,係於大對準用及微對準用分別至少形成有各1組。 The substrate according to any one of claims 9 to 11, wherein the common terminal and the one or a plurality of dummy terminals electrically connected to the common terminal are used for large alignment and micro-alignment. At least one group is formed separately. 如申請專利範圍第9~11項中任一項所記載之基體,其中,基體為TAB帶。 The substrate according to any one of claims 9 to 11, wherein the substrate is a TAB tape. 一種探針卡,其特徵為:在對應於搭載作為檢查對象的半導體晶片的基體所形成的通用端子及與該通用端子電性連接的1個或複數個虛擬端子的位置具備通用探針及複數的虛擬探針。 A probe card having a universal probe and a plurality of universal terminals formed by a base body on which a semiconductor wafer to be inspected is mounted and one or a plurality of dummy terminals electrically connected to the common terminal Virtual probe. 如申請專利範圍第14項之探針卡,其中,使通用探針及複數的虛擬探針的組,在大對準用及微對準用分別至少各具備1組。 The probe card of claim 14, wherein the general probe and the plurality of dummy probes each have at least one set for each of the large alignment and the micro alignment. 如申請專利範圍第14或15項之探針卡,其中,搭載探針基板的平台係具備凹部,其係經由設於探針基板的大略中央部的貫通孔來朝搭載檢查對象的半導體晶片的基體開口,在探測時收容檢查對象的半導體晶片的至少一部分。 The probe card of claim 14 or 15, wherein the platform on which the probe substrate is mounted has a concave portion that is mounted on the semiconductor wafer to be inspected via a through hole provided in a substantially central portion of the probe substrate. The substrate is opened to receive at least a portion of the semiconductor wafer to be inspected during detection.
TW099102260A 2009-03-31 2010-01-27 A semiconductor inspection device and alignment method with alignment function TWI418798B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2009086866A JP5236556B2 (en) 2009-03-31 2009-03-31 Semiconductor inspection apparatus having alignment function and alignment method

Publications (2)

Publication Number Publication Date
TW201043965A TW201043965A (en) 2010-12-16
TWI418798B true TWI418798B (en) 2013-12-11

Family

ID=43091551

Family Applications (1)

Application Number Title Priority Date Filing Date
TW099102260A TWI418798B (en) 2009-03-31 2010-01-27 A semiconductor inspection device and alignment method with alignment function

Country Status (3)

Country Link
JP (1) JP5236556B2 (en)
KR (1) KR101091695B1 (en)
TW (1) TWI418798B (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9000798B2 (en) * 2012-06-13 2015-04-07 Taiwan Semiconductor Manufacturing Company, Ltd. Method of test probe alignment control
CN107403739A (en) * 2017-07-18 2017-11-28 大连理工大学 A kind of LED detection means for installing heat-radiating substrate additional
JP6711469B2 (en) * 2017-10-06 2020-06-17 株式会社村田製作所 probe
TWI794324B (en) * 2017-11-24 2023-03-01 日商日本電產理德股份有限公司 Substrate inspection device, inspection position correction method, position correction information generation method, and position correction information generation system

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5386625A (en) * 1992-02-17 1995-02-07 Nec Corporation Tab type IC assembling method and an IC assembled thereby
US5763940A (en) * 1995-04-24 1998-06-09 Kabushiki Kaisha Toshiba Tape mounted semiconductor apparatus
TW200428001A (en) * 2003-02-21 2004-12-16 Nhk Spring Co Ltd Chip-mounting tape inspecting method and probe unit used for inspection
CN101030549A (en) * 2006-03-03 2007-09-05 株式会社爱德万测试 Tcp handler, and method of detecting defective punching hole therefor
TWI292482B (en) * 2004-09-29 2008-01-11 Chi Mei Optoelectronics Corp Flexible packaging substrate, method of cutting precision test, method of fabricating flexible packaging unit, liquid crystal display module, and method of fabricating of liquid crystal display module

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2556386Y2 (en) * 1991-02-21 1997-12-03 安藤電気株式会社 Auto handler for TAB tape
JP3346707B2 (en) * 1996-08-30 2002-11-18 シャープ株式会社 Inspection method for semiconductor integrated circuit device
JP3214420B2 (en) * 1997-11-06 2001-10-02 日本電気株式会社 Film carrier type semiconductor device, inspection probe head, and alignment method
JP2001185588A (en) * 1999-12-22 2001-07-06 Ando Electric Co Ltd Method for measuring tab, probe card, tab handler and ic chip
JP2002181882A (en) * 2000-12-13 2002-06-26 Ando Electric Co Ltd Device for positioning probe card and tab

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5386625A (en) * 1992-02-17 1995-02-07 Nec Corporation Tab type IC assembling method and an IC assembled thereby
US5763940A (en) * 1995-04-24 1998-06-09 Kabushiki Kaisha Toshiba Tape mounted semiconductor apparatus
TW200428001A (en) * 2003-02-21 2004-12-16 Nhk Spring Co Ltd Chip-mounting tape inspecting method and probe unit used for inspection
TWI292482B (en) * 2004-09-29 2008-01-11 Chi Mei Optoelectronics Corp Flexible packaging substrate, method of cutting precision test, method of fabricating flexible packaging unit, liquid crystal display module, and method of fabricating of liquid crystal display module
CN101030549A (en) * 2006-03-03 2007-09-05 株式会社爱德万测试 Tcp handler, and method of detecting defective punching hole therefor

Also Published As

Publication number Publication date
JP2010237108A (en) 2010-10-21
KR101091695B1 (en) 2011-12-08
TW201043965A (en) 2010-12-16
JP5236556B2 (en) 2013-07-17
KR20100109358A (en) 2010-10-08

Similar Documents

Publication Publication Date Title
KR100196195B1 (en) Probe card
US4918374A (en) Method and apparatus for inspecting integrated circuit probe cards
TWI821332B (en) Inspection jig, and inspection apparatus
JP2963603B2 (en) Probe device alignment method
TWI418798B (en) A semiconductor inspection device and alignment method with alignment function
US20070229097A1 (en) Probe, probe card, and testing device
JP2008071999A (en) Semiconductor device, inspection method therefor, and inspection method for inspecting apparatus of semiconductor device
JP4803692B2 (en) LCD panel lighting inspection method
JP2004063877A (en) Wafer-positioning correction method
US5508629A (en) Method and apparatus for inspecting integrated circuit probe cards
JPH05273237A (en) Probe card
JP4391738B2 (en) Method for collecting probe contact position, method for correcting probe contact position, and method for eliminating contact error between probe devices
KR101227547B1 (en) Probe card
US20070054514A1 (en) Socket measurement apparatus and method
JPS60211956A (en) Probing machine
US6275056B1 (en) Prober device having a specific linear expansion coefficient and probe pitch and method of probing thereof
JP2001185588A (en) Method for measuring tab, probe card, tab handler and ic chip
JPS6216018B2 (en)
JP2007067008A (en) Probing method for semiconductor inspection
JP2005123293A (en) Method for inspecting probe
JP2000206148A (en) Prose card and probing method using the same
JPH11191575A (en) Parts for flip chip bonding, component for confirming flip chip bonding, and flip chip bonding method
TWI420997B (en) Bonding pad structure for electrical circuit
JPS6049643A (en) Wafer inspecting device
JPS6266152A (en) Inspecting method for electrode