TWI340982B - Multi-port memory device having variable port speeds - Google Patents

Multi-port memory device having variable port speeds

Info

Publication number
TWI340982B
TWI340982B TW096111507A TW96111507A TWI340982B TW I340982 B TWI340982 B TW I340982B TW 096111507 A TW096111507 A TW 096111507A TW 96111507 A TW96111507 A TW 96111507A TW I340982 B TWI340982 B TW I340982B
Authority
TW
Taiwan
Prior art keywords
port
memory device
speeds
variable
port memory
Prior art date
Application number
TW096111507A
Other languages
English (en)
Other versions
TW200802403A (en
Inventor
Dong-Yun Lee
Myung-Rai Cho
Sung-Joon Kim
Original Assignee
Silicon Image Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Silicon Image Inc filed Critical Silicon Image Inc
Publication of TW200802403A publication Critical patent/TW200802403A/zh
Application granted granted Critical
Publication of TWI340982B publication Critical patent/TWI340982B/zh

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/16—Multiple access memory array, e.g. addressing one storage element via at least two independent addressing line groups
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges
    • G06F13/405—Coupling between buses using bus bridges where the bridge performs a synchronising function
    • G06F13/4054—Coupling between buses using bus bridges where the bridge performs a synchronising function where the function is bus cycle extension, e.g. to meet the timing requirements of the target bus
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
    • G06F13/4243—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus with synchronous protocol
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1075—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for multiport memories each having random access ports and serial ports, e.g. video RAM
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/10—Aspects relating to interfaces of memory device to external buses
    • G11C2207/108—Wide data ports

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Multimedia (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Multi Processors (AREA)
  • Static Random-Access Memory (AREA)
  • Dram (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Stored Programmes (AREA)
  • Computer And Data Communications (AREA)
TW096111507A 2006-03-30 2007-03-30 Multi-port memory device having variable port speeds TWI340982B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US78840106P 2006-03-30 2006-03-30

Publications (2)

Publication Number Publication Date
TW200802403A TW200802403A (en) 2008-01-01
TWI340982B true TWI340982B (en) 2011-04-21

Family

ID=38421761

Family Applications (3)

Application Number Title Priority Date Filing Date
TW096111504A TWI353124B (en) 2006-03-30 2007-03-30 Inter-port communication in a multi-port memory de
TW096111507A TWI340982B (en) 2006-03-30 2007-03-30 Multi-port memory device having variable port speeds
TW096111501A TWI386846B (zh) 2006-03-30 2007-03-30 利用共享式非揮發性記憶體初始化多個處理元件之方法、系統及快閃記憶體元件

Family Applications Before (1)

Application Number Title Priority Date Filing Date
TW096111504A TWI353124B (en) 2006-03-30 2007-03-30 Inter-port communication in a multi-port memory de

Family Applications After (1)

Application Number Title Priority Date Filing Date
TW096111501A TWI386846B (zh) 2006-03-30 2007-03-30 利用共享式非揮發性記憶體初始化多個處理元件之方法、系統及快閃記憶體元件

Country Status (7)

Country Link
US (2) US7949863B2 (zh)
EP (2) EP2008281B1 (zh)
JP (2) JP5197571B2 (zh)
KR (2) KR101341286B1 (zh)
CN (3) CN101438242B (zh)
TW (3) TWI353124B (zh)
WO (2) WO2007115226A2 (zh)

Families Citing this family (50)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8443134B2 (en) 2006-12-06 2013-05-14 Fusion-Io, Inc. Apparatus, system, and method for graceful cache device degradation
US8706968B2 (en) 2007-12-06 2014-04-22 Fusion-Io, Inc. Apparatus, system, and method for redundant write caching
US9104599B2 (en) 2007-12-06 2015-08-11 Intelligent Intellectual Property Holdings 2 Llc Apparatus, system, and method for destaging cached data
JP5523835B2 (ja) 2006-12-06 2014-06-18 フュージョン−アイオー，インコーポレイテッド 高容量不揮発性ストレージ用のキャッシュとしてのソリッドステートストレージのための装置、システム、及び方法
US8489817B2 (en) 2007-12-06 2013-07-16 Fusion-Io, Inc. Apparatus, system, and method for caching data
US7836226B2 (en) 2007-12-06 2010-11-16 Fusion-Io, Inc. Apparatus, system, and method for coordinating storage requests in a multi-processor/multi-thread environment
US9519540B2 (en) 2007-12-06 2016-12-13 Sandisk Technologies Llc Apparatus, system, and method for destaging cached data
DE102008011925B4 (de) * 2008-02-29 2018-03-15 Globalfoundries Inc. Sicheres Initialisieren von Computersystemen
US8230180B2 (en) * 2008-06-11 2012-07-24 Samsung Electronics Co., Ltd. Shared memory burst communications
KR20100085564A (ko) * 2009-01-21 2010-07-29 삼성전자주식회사 데이터 처리 시스템과 데이터 처리 방법
US8769213B2 (en) * 2009-08-24 2014-07-01 Micron Technology, Inc. Multi-port memory and operation
JP2011058847A (ja) * 2009-09-07 2011-03-24 Renesas Electronics Corp 半導体集積回路装置
WO2011031899A2 (en) * 2009-09-09 2011-03-17 Fusion-Io, Inc. Apparatus, system, and method for power reduction in a storage device
US9021158B2 (en) 2009-09-09 2015-04-28 SanDisk Technologies, Inc. Program suspend/resume for memory
US9223514B2 (en) 2009-09-09 2015-12-29 SanDisk Technologies, Inc. Erase suspend/resume for memory
US8972627B2 (en) 2009-09-09 2015-03-03 Fusion-Io, Inc. Apparatus, system, and method for managing operations for data storage media
US8458581B2 (en) * 2009-10-15 2013-06-04 Ansaldo Sts Usa, Inc. System and method to serially transmit vital data from two processors
US8190944B2 (en) * 2009-12-11 2012-05-29 Ati Technologies Ulc Device configured to switch a clock speed for multiple links running at different clock speeds and method for switching the clock speed
US8775856B1 (en) * 2010-03-10 2014-07-08 Smsc Holdings S.A.R.L. System and method for generating clock signal for a plurality of communication ports by selectively dividing a reference clock signal with a plurality of ratios
JP2011227834A (ja) * 2010-04-22 2011-11-10 Sony Corp 信号制御装置及び信号制御方法
US8984216B2 (en) 2010-09-09 2015-03-17 Fusion-Io, Llc Apparatus, system, and method for managing lifetime of a storage device
KR101796116B1 (ko) 2010-10-20 2017-11-10 삼성전자 주식회사 반도체 장치, 이를 포함하는 메모리 모듈, 메모리 시스템 및 그 동작방법
US10817502B2 (en) 2010-12-13 2020-10-27 Sandisk Technologies Llc Persistent memory management
US9208071B2 (en) 2010-12-13 2015-12-08 SanDisk Technologies, Inc. Apparatus, system, and method for accessing memory
US10817421B2 (en) 2010-12-13 2020-10-27 Sandisk Technologies Llc Persistent data structures
EP2652623B1 (en) 2010-12-13 2018-08-01 SanDisk Technologies LLC Apparatus, system, and method for auto-commit memory
US9047178B2 (en) 2010-12-13 2015-06-02 SanDisk Technologies, Inc. Auto-commit memory synchronization
US9218278B2 (en) 2010-12-13 2015-12-22 SanDisk Technologies, Inc. Auto-commit memory
US9092337B2 (en) 2011-01-31 2015-07-28 Intelligent Intellectual Property Holdings 2 Llc Apparatus, system, and method for managing eviction of data
WO2012112618A1 (en) 2011-02-14 2012-08-23 The Regents Of The University Of California Multi-band interconnect for inter-chip and intra-chip communications
WO2012116369A2 (en) 2011-02-25 2012-08-30 Fusion-Io, Inc. Apparatus, system, and method for managing contents of a cache
CN102176138B (zh) * 2011-03-01 2013-04-03 上海维宏电子科技股份有限公司 数控系统中硬件端口的对象化管理控制方法
US8543774B2 (en) 2011-04-05 2013-09-24 Ansaldo Sts Usa, Inc. Programmable logic apparatus employing shared memory, vital processor and non-vital communications processor, and system including the same
US9767032B2 (en) 2012-01-12 2017-09-19 Sandisk Technologies Llc Systems and methods for cache endurance
US9251086B2 (en) 2012-01-24 2016-02-02 SanDisk Technologies, Inc. Apparatus, system, and method for managing a cache
CN104123241B (zh) * 2013-04-24 2017-08-29 华为技术有限公司 内存匿名页初始化方法、装置及系统
US20140321471A1 (en) * 2013-04-26 2014-10-30 Mediatek Inc. Switching fabric of network device that uses multiple store units and multiple fetch units operated at reduced clock speeds and related method thereof
US8963587B2 (en) * 2013-05-14 2015-02-24 Apple Inc. Clock generation using fixed dividers and multiplex circuits
US9666244B2 (en) 2014-03-01 2017-05-30 Fusion-Io, Inc. Dividing a storage procedure
US9665432B2 (en) * 2014-08-07 2017-05-30 Microsoft Technology Licensing, Llc Safe data access following storage failure
US9847918B2 (en) 2014-08-12 2017-12-19 Microsoft Technology Licensing, Llc Distributed workload reassignment following communication failure
US9933950B2 (en) 2015-01-16 2018-04-03 Sandisk Technologies Llc Storage operation interrupt
US20160378151A1 (en) * 2015-06-26 2016-12-29 Intel Corporation Rack scale architecture (rsa) and shared memory controller (smc) techniques of fast zeroing
US9690494B2 (en) * 2015-07-21 2017-06-27 Qualcomm Incorporated Managing concurrent access to multiple storage bank domains by multiple interfaces
US9996138B2 (en) * 2015-09-04 2018-06-12 Mediatek Inc. Electronic system and related clock managing method
CN105701026A (zh) * 2016-01-04 2016-06-22 上海斐讯数据通信技术有限公司 一种数据采集器及其利用系统冗余资源采集数据的方法
KR20180033368A (ko) * 2016-09-23 2018-04-03 삼성전자주식회사 케스-케이드 연결 구조로 레퍼런스 클록을 전달하는 스토리지 장치들을 포함하는 전자 장치
KR102438319B1 (ko) * 2018-02-07 2022-09-01 한국전자통신연구원 공통 메모리 인터페이스 장치 및 방법
CN111142955B (zh) * 2019-12-31 2021-07-16 联想(北京)有限公司 一种信息处理方法及装置
US11567708B2 (en) * 2021-01-05 2023-01-31 Brother Kogyo Kabushiki Kaisha Image forming apparatus having one or more ports to which portable memory is attachable

Family Cites Families (44)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4344133A (en) * 1978-07-31 1982-08-10 Motorola, Inc. Method for synchronizing hardware and software
US4449183A (en) 1979-07-09 1984-05-15 Digital Equipment Corporation Arbitration scheme for a multiported shared functional device for use in multiprocessing systems
US4729091A (en) * 1984-11-13 1988-03-01 International Business Machines Corporation Directing storage requests prior to address comparator initialization with a reference address range
IT1184553B (it) 1985-05-07 1987-10-28 Honeywell Inf Systems Architettura di sistema a piu' processori
US5142683A (en) * 1987-03-09 1992-08-25 Unisys Corporation Intercomputer communication control apparatus and method
JPH01501660A (ja) * 1987-06-18 1989-06-08 ユニシス・コーポレーシヨン コンピユータ間通信制御装置及びその方法
US5144314A (en) 1987-10-23 1992-09-01 Allen-Bradley Company, Inc. Programmable object identification transponder system
US4987529A (en) * 1988-08-11 1991-01-22 Ast Research, Inc. Shared memory bus system for arbitrating access control among contending memory refresh circuits, peripheral controllers, and bus masters
US5197130A (en) * 1989-12-29 1993-03-23 Supercomputer Systems Limited Partnership Cluster architecture for a highly parallel scalar/vector multiprocessor system
US5175853A (en) * 1990-10-09 1992-12-29 Intel Corporation Transparent system interrupt
JPH04367963A (ja) * 1991-06-15 1992-12-21 Hitachi Ltd 共有記憶通信方法
US5423008A (en) * 1992-08-03 1995-06-06 Silicon Graphics, Inc. Apparatus and method for detecting the activities of a plurality of processors on a shared bus
JP3442128B2 (ja) * 1994-02-21 2003-09-02 松下電工株式会社 プロセッサ間通信方法および装置
JP3447404B2 (ja) * 1994-12-08 2003-09-16 日本電気株式会社 マルチプロセッサシステム
US5925099A (en) * 1995-06-15 1999-07-20 Intel Corporation Method and apparatus for transporting messages between processors in a multiple processor system
US6167487A (en) 1997-03-07 2000-12-26 Mitsubishi Electronics America, Inc. Multi-port RAM having functionally identical ports
US5901309A (en) * 1997-10-07 1999-05-04 Telefonaktiebolaget Lm Ericsson (Publ) Method for improved interrupt handling within a microprocessor
US6118792A (en) 1997-11-21 2000-09-12 Nortel Networks Corporation Method and apparatus for a flexible access rate common-memory packet switch
US6313766B1 (en) * 1998-07-01 2001-11-06 Intel Corporation Method and apparatus for accelerating software decode of variable length encoded information
US6263390B1 (en) * 1998-08-18 2001-07-17 Ati International Srl Two-port memory to connect a microprocessor bus to multiple peripherals
KR100284741B1 (ko) 1998-12-18 2001-03-15 윤종용 로컬클럭 신호 발생회로 및 방법, 내부클럭신호 발생회로 및방법,이를 이용한 반도체 메모리 장치
US6002633A (en) * 1999-01-04 1999-12-14 International Business Machines Corporation Performance optimizing compiler for building a compiled SRAM
US6378051B1 (en) * 1999-06-14 2002-04-23 Maxtor Corporation Interrupt signal prioritized shared buffer memory access system and method
US6396324B1 (en) * 2000-05-08 2002-05-28 International Business Machines Corporation Clock system for an embedded semiconductor memory unit
US6845409B1 (en) * 2000-07-25 2005-01-18 Sun Microsystems, Inc. Data exchange methods for a switch which selectively forms a communication channel between a processing unit and multiple devices
GB2370667B (en) * 2000-09-05 2003-02-12 Samsung Electronics Co Ltd Semiconductor memory device having altered clock frequency for address and/or command signals, and memory module and system having the same
US6665795B1 (en) 2000-10-06 2003-12-16 Intel Corporation Resetting a programmable processor
US6938164B1 (en) * 2000-11-22 2005-08-30 Microsoft Corporation Method and system for allowing code to be securely initialized in a computer
JP4317365B2 (ja) * 2001-01-31 2009-08-19 インターナショナル・ビジネス・マシーンズ・コーポレーション 周辺デバイスからホスト・コンピュータ・システムに割込みを転送する方法および装置
US6877071B2 (en) 2001-08-20 2005-04-05 Technology Ip Holdings, Inc. Multi-ported memory
US6795360B2 (en) 2001-08-23 2004-09-21 Integrated Device Technology, Inc. Fifo memory devices that support all four combinations of DDR or SDR write modes with DDR or SDR read modes
US7032106B2 (en) 2001-12-27 2006-04-18 Computer Network Technology Corporation Method and apparatus for booting a microprocessor
US7571287B2 (en) * 2003-03-13 2009-08-04 Marvell World Trade Ltd. Multiport memory architecture, devices and systems including the same, and methods of using the same
CN1275143C (zh) * 2003-06-11 2006-09-13 华为技术有限公司 数据处理系统及方法
KR100606242B1 (ko) * 2004-01-30 2006-07-31 삼성전자주식회사 불휘발성 메모리와 호스트간에 버퍼링 동작을 수행하는멀티 포트 휘발성 메모리 장치, 이를 이용한 멀티-칩패키지 반도체 장치 및 이를 이용한 데이터 처리장치
JP4346506B2 (ja) * 2004-06-07 2009-10-21 株式会社リコー 先入れ先出しメモリ及びそれを用いた記憶媒体制御装置
WO2006029094A2 (en) * 2004-09-02 2006-03-16 Xencor, Inc. Erythropoietin derivatives with altered immunogenicity
US20060072563A1 (en) 2004-10-05 2006-04-06 Regnier Greg J Packet processing
JP2006301894A (ja) * 2005-04-20 2006-11-02 Nec Electronics Corp マルチプロセッサシステム、及びマルチプロセッサシステムのメッセージ伝達方法
JP2006309512A (ja) * 2005-04-28 2006-11-09 Nec Electronics Corp マルチプロセッサシステム、及びマルチプロセッサシステムのメッセージ伝達方法
JP4425243B2 (ja) 2005-10-17 2010-03-03 Ｏｋｉセミコンダクタ株式会社 半導体記憶装置
US7433263B2 (en) * 2006-02-28 2008-10-07 Samsung Electronics Co., Ltd. Multi-port semiconductor device and method thereof
US7369453B2 (en) * 2006-02-28 2008-05-06 Samsung Electronics Co., Ltd. Multi-port memory device and method of controlling the same
KR100909805B1 (ko) * 2006-09-21 2009-07-29 주식회사 하이닉스반도체 멀티포트 메모리 장치

Also Published As

Publication number Publication date
CN101449334A (zh) 2009-06-03
US7949863B2 (en) 2011-05-24
KR101341286B1 (ko) 2013-12-12
TW200802082A (en) 2008-01-01
EP2008281B1 (en) 2012-01-25
JP5197571B2 (ja) 2013-05-15
EP2008164A2 (en) 2008-12-31
TW200818734A (en) 2008-04-16
TWI386846B (zh) 2013-02-21
TWI353124B (en) 2011-11-21
WO2007115227A2 (en) 2007-10-11
US20070234021A1 (en) 2007-10-04
US7639561B2 (en) 2009-12-29
CN101449334B (zh) 2012-04-25
JP2009532782A (ja) 2009-09-10
CN101438242A (zh) 2009-05-20
CN101449262A (zh) 2009-06-03
JP5188493B2 (ja) 2013-04-24
WO2007115226A2 (en) 2007-10-11
KR101323400B1 (ko) 2013-10-29
CN101449262B (zh) 2012-07-04
WO2007115227A3 (en) 2007-11-29
EP2008281A2 (en) 2008-12-31
KR20080104388A (ko) 2008-12-02
TW200802403A (en) 2008-01-01
US20070245094A1 (en) 2007-10-18
KR20090007378A (ko) 2009-01-16
WO2007115226A3 (en) 2008-10-30
JP2009532815A (ja) 2009-09-10
CN101438242B (zh) 2013-09-18

Similar Documents

Publication Publication Date Title
TWI340982B (en) Multi-port memory device having variable port speeds
TWI349942B (en) Multi-port memory device
EP1988950A4 (en) DEVICE FOR ACCESSING AN ORIFICE
GB0623395D0 (en) Port
TWI341535B (en) Multi-port memory device with serial input/output interface
EP2095258A4 (en) SHARED PORTS FOR VIRTUAL DEVICES
EP3540736C0 (en) MULTIPLE CHIP MEMORY DEVICE
EP2025001A4 (en) HYBRID MEMORY DEVICE WITH SINGLE INTERFACE
EP1998842A4 (en) BASIS FOR VENOUS ACCESS ORIFICE
GB0812516D0 (en) Memory system with dynamic termination
TWI319877B (en) Semiconductor memory device
EP2012045A4 (en) ROTATION DEVICE
EP2024939A4 (en) SLIDING CARDS
GB2450415B (en) Virtual fieldbus device
EP2046023A4 (en) AV DEVICE
EP2097826A4 (en) ACCESS TO A MEMORY THROUGH MULTI-TILING
IL194976A0 (en) Access control device
EP1930198A4 (en) TRANSMISSION DEVICE FOR CHANGING SPEED
EP1975842A4 (en) MEMORY WITH SEQUENTIAL ACCESS
GB2439968B (en) Memory testing
EP2102471A4 (en) Rotating device
TWI319194B (en) Multi-port memory device with serial input/output interface
TWI340980B (en) Multi-port memory device with serial input/output interface
EP2040020A4 (en) DRYER DEVICE
HK1119628A1 (en) Soft bypass access