TWI323847B - Data processing system having multiple register contexts and method therefor - Google Patents

Data processing system having multiple register contexts and method therefor Download PDF

Info

Publication number
TWI323847B
TWI323847B TW092114269A TW92114269A TWI323847B TW I323847 B TWI323847 B TW I323847B TW 092114269 A TW092114269 A TW 092114269A TW 92114269 A TW92114269 A TW 92114269A TW I323847 B TWI323847 B TW I323847B
Authority
TW
Taiwan
Prior art keywords
context
register
scratchpad
temporary
processing system
Prior art date
Application number
TW092114269A
Other languages
English (en)
Chinese (zh)
Other versions
TW200401195A (en
Inventor
C Moyer William
H Arends John
Original Assignee
Freescale Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Freescale Semiconductor Inc filed Critical Freescale Semiconductor Inc
Publication of TW200401195A publication Critical patent/TW200401195A/zh
Application granted granted Critical
Publication of TWI323847B publication Critical patent/TWI323847B/zh

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/3012—Organisation of register space, e.g. banked or distributed register file
    • G06F9/30123—Organisation of register space, e.g. banked or distributed register file according to context, e.g. thread buffers
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/3012—Organisation of register space, e.g. banked or distributed register file
    • G06F9/30134—Register stacks; shift registers

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
TW092114269A 2002-05-31 2003-05-27 Data processing system having multiple register contexts and method therefor TWI323847B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/159,386 US7117346B2 (en) 2002-05-31 2002-05-31 Data processing system having multiple register contexts and method therefor

Publications (2)

Publication Number Publication Date
TW200401195A TW200401195A (en) 2004-01-16
TWI323847B true TWI323847B (en) 2010-04-21

Family

ID=29582888

Family Applications (1)

Application Number Title Priority Date Filing Date
TW092114269A TWI323847B (en) 2002-05-31 2003-05-27 Data processing system having multiple register contexts and method therefor

Country Status (8)

Country Link
US (1) US7117346B2 (https=)
EP (1) EP1573444A2 (https=)
JP (1) JP4409427B2 (https=)
KR (1) KR100989215B1 (https=)
CN (1) CN100472453C (https=)
AU (1) AU2003225300A1 (https=)
TW (1) TWI323847B (https=)
WO (1) WO2003102723A2 (https=)

Families Citing this family (46)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040098568A1 (en) * 2002-11-18 2004-05-20 Nguyen Hung T. Processor having a unified register file with multipurpose registers for storing address and data register values, and associated register mapping method
US7631307B2 (en) * 2003-12-05 2009-12-08 Intel Corporation User-programmable low-overhead multithreading
US7401206B2 (en) * 2004-06-30 2008-07-15 Sun Microsystems, Inc. Apparatus and method for fine-grained multithreading in a multipipelined processor core
US7516311B2 (en) * 2005-01-27 2009-04-07 Innovasic, Inc. Deterministic microcontroller context arrangement
US7562207B2 (en) * 2005-01-27 2009-07-14 Innovasic, Inc. Deterministic microcontroller with context manager
KR100728899B1 (ko) * 2005-10-27 2007-06-15 한국과학기술원 복수의 레지스터 집합과 하드웨어 작업 관리자를 가진고성능 멀티쓰레드 임베디드 프로세서
US7590774B2 (en) * 2005-12-01 2009-09-15 Kabushiki Kaisha Toshiba Method and system for efficient context swapping
US8327115B2 (en) 2006-04-12 2012-12-04 Soft Machines, Inc. Plural matrices of execution units for processing matrices of row dependent instructions in single clock cycle in super or separate mode
WO2008061154A2 (en) 2006-11-14 2008-05-22 Soft Machines, Inc. Apparatus and method for processing instructions in a multi-threaded architecture using context switching
US8341641B2 (en) * 2007-08-16 2012-12-25 Kernelon Silicon Inc. Task processor
US9135144B2 (en) 2009-10-22 2015-09-15 Freescale Semiconductor, Inc. Integrated circuits and methods for debugging
CN103250131B (zh) 2010-09-17 2015-12-16 索夫特机械公司 包括用于早期远分支预测的影子缓存的单周期多分支预测
EP2661658B1 (en) * 2011-01-03 2019-09-25 NXP USA, Inc. Integrated circuit device and method for performing conditional negation of data
WO2012135031A2 (en) 2011-03-25 2012-10-04 Soft Machines, Inc. Executing instruction sequence code blocks by using virtual cores instantiated by partitionable engines
KR101966712B1 (ko) 2011-03-25 2019-04-09 인텔 코포레이션 분할가능한 엔진에 의해 인스턴스화된 가상 코어를 이용한 코드 블록의 실행을 지원하는 메모리 프래그먼트
CN103562866B (zh) 2011-03-25 2018-03-30 英特尔公司 用于通过使用由可分割引擎实例化的虚拟核来支持代码块执行的寄存器文件段
WO2012131437A1 (en) * 2011-03-30 2012-10-04 Freescale Semiconductor, Inc. Integrated circuit device and method for enabling cross-context access
EP2710481B1 (en) 2011-05-20 2021-02-17 Intel Corporation Decentralized allocation of resources and interconnect structures to support the execution of instruction sequences by a plurality of engines
WO2012162189A1 (en) 2011-05-20 2012-11-29 Soft Machines, Inc. An interconnect structure to support the execution of instruction sequences by a plurality of engines
US10078515B2 (en) * 2011-10-03 2018-09-18 International Business Machines Corporation Tracking operand liveness information in a computer system and performing function based on the liveness information
IN2014CN03678A (https=) 2011-11-22 2015-09-25 Soft Machines Inc
WO2013077876A1 (en) 2011-11-22 2013-05-30 Soft Machines, Inc. A microprocessor accelerated code optimizer
WO2013099414A1 (ja) * 2011-12-26 2013-07-04 インターナショナル・ビジネス・マシーンズ・コーポレーション レジスタ・マッピング方法
US10732976B2 (en) * 2013-01-10 2020-08-04 Nxp Usa, Inc. Integrated circuit processor and method of operating the integrated circuit processor in different modes of differing thread counts
US10275255B2 (en) 2013-03-15 2019-04-30 Intel Corporation Method for dependency broadcasting through a source organized source view data structure
US10140138B2 (en) 2013-03-15 2018-11-27 Intel Corporation Methods, systems and apparatus for supporting wide and efficient front-end operation with guest-architecture emulation
US9886279B2 (en) 2013-03-15 2018-02-06 Intel Corporation Method for populating and instruction view data structure by using register template snapshots
WO2014150806A1 (en) 2013-03-15 2014-09-25 Soft Machines, Inc. A method for populating register view data structure by using register template snapshots
US9904625B2 (en) 2013-03-15 2018-02-27 Intel Corporation Methods, systems and apparatus for predicting the way of a set associative cache
US9811342B2 (en) 2013-03-15 2017-11-07 Intel Corporation Method for performing dual dispatch of blocks and half blocks
WO2014150991A1 (en) 2013-03-15 2014-09-25 Soft Machines, Inc. A method for implementing a reduced size register view data structure in a microprocessor
WO2014151018A1 (en) 2013-03-15 2014-09-25 Soft Machines, Inc. A method for executing multithreaded instructions grouped onto blocks
US9569216B2 (en) 2013-03-15 2017-02-14 Soft Machines, Inc. Method for populating a source view data structure by using register template snapshots
WO2014150971A1 (en) 2013-03-15 2014-09-25 Soft Machines, Inc. A method for dependency broadcasting through a block organized source view data structure
US9891924B2 (en) 2013-03-15 2018-02-13 Intel Corporation Method for implementing a reduced size register view data structure in a microprocessor
EP2972836B1 (en) 2013-03-15 2022-11-09 Intel Corporation A method for emulating a guest centralized flag architecture by using a native distributed flag architecture
US10031770B2 (en) * 2014-04-30 2018-07-24 Intel Corporation System and method of delayed context switching in processor registers
US9971604B2 (en) 2015-02-26 2018-05-15 International Business Machines Corporation History buffer for multiple-field registers
US10067766B2 (en) * 2015-02-26 2018-09-04 International Business Machines Corporation History buffer with hybrid entry support for multiple-field registers
US9996353B2 (en) 2015-02-26 2018-06-12 International Business Machines Corporation Universal history buffer to support multiple register types
US10802866B2 (en) * 2015-04-30 2020-10-13 Microchip Technology Incorporated Central processing unit with DSP engine and enhanced context switch capabilities
JP2017037370A (ja) 2015-08-06 2017-02-16 富士通株式会社 計算機、プロセス制御方法およびプロセス制御プログラム
GB2577729C (en) * 2018-10-04 2021-10-27 Advanced Risc Mach Ltd Processor with Register Bank having Banked Versions of a Register each Associated with an Operating State of the Processor
CN110928574A (zh) * 2019-11-20 2020-03-27 深圳市汇顶科技股份有限公司 微控制器、中断处理芯片、设备及中断处理方法
US11663010B2 (en) * 2021-03-08 2023-05-30 Unisys Corporation System and method for securely debugging across multiple execution contexts
US11816486B2 (en) 2022-01-18 2023-11-14 Nxp B.V. Efficient inter-thread communication between hardware processing threads of a hardware multithreaded processor by selective aliasing of register blocks

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5142677A (en) 1989-05-04 1992-08-25 Texas Instruments Incorporated Context switching devices, systems and methods
JPH04242433A (ja) * 1991-01-17 1992-08-31 Nec Corp マイクロプロセッサ
US5386563A (en) * 1992-10-13 1995-01-31 Advanced Risc Machines Limited Register substitution during exception processing
GB2281986B (en) * 1993-09-15 1997-08-06 Advanced Risc Mach Ltd Data processing reset
US5680588A (en) * 1995-06-06 1997-10-21 International Business Machines Corporation Method and system for optimizing illumination in an optical photolithography projection imaging system
US6029242A (en) 1995-08-16 2000-02-22 Sharp Electronics Corporation Data processing system using a shared register bank and a plurality of processors
US5701508A (en) 1995-12-19 1997-12-23 Intel Corporation Executing different instructions that cause different data type operations to be performed on single logical register file
US5812868A (en) 1996-09-16 1998-09-22 Motorola Inc. Method and apparatus for selecting a register file in a data processing system
US6145049A (en) 1997-12-29 2000-11-07 Stmicroelectronics, Inc. Method and apparatus for providing fast switching between floating point and multimedia instructions using any combination of a first register file set and a second register file set
US6154832A (en) 1998-12-04 2000-11-28 Advanced Micro Devices, Inc. Processor employing multiple register sets to eliminate interrupts
WO2000079394A1 (en) 1999-06-21 2000-12-28 Bops Incorporated Methods and apparatus for providing manifold array (manarray) program context switch with array reconfiguration control
WO2001046827A1 (en) 1999-12-22 2001-06-28 Ubicom, Inc. System and method for instruction level multithreading in an embedded processor using zero-time context switching

Also Published As

Publication number Publication date
KR20050010508A (ko) 2005-01-27
AU2003225300A1 (en) 2003-12-19
US7117346B2 (en) 2006-10-03
TW200401195A (en) 2004-01-16
KR100989215B1 (ko) 2010-10-20
CN1856770A (zh) 2006-11-01
WO2003102723A2 (en) 2003-12-11
EP1573444A2 (en) 2005-09-14
AU2003225300A8 (en) 2003-12-19
JP2006502470A (ja) 2006-01-19
WO2003102723A3 (en) 2006-04-06
CN100472453C (zh) 2009-03-25
US20030226001A1 (en) 2003-12-04
JP4409427B2 (ja) 2010-02-03

Similar Documents

Publication Publication Date Title
TWI323847B (en) Data processing system having multiple register contexts and method therefor
EP3924820B1 (en) Directed interrupt virtualization with interrupt table
US8468324B2 (en) Dual thread processor
US11734037B2 (en) Directed interrupt virtualization with running indicator
CN113439267B (zh) 具有应变方案的定向中断虚拟化
US10922111B2 (en) Interrupt signaling for directed interrupt virtualization
ES2710887T3 (es) Utilización de palabras de dirección de datos indirectos de trasladador de datos asíncronos extendidos
CN113454591B (zh) 具有阻止指示符的定向中断虚拟化
TW200905566A (en) System comprising a plurality of processors and method of operating the same
US20170192887A1 (en) Cache allocation with code and data prioritization
WO2007115425A1 (en) Method and apparatus for supporting heterogeneous virtualization
KR20020000108A (ko) 병렬 처리 컴퓨팅 시스템에서의 메모리 할당 방법,프로그램 저장 장치, 병렬 처리 컴퓨팅 시스템에 사용하기위한 메모리 구성 및 병렬 컴퓨팅을 위한 컴퓨터 프로그램제품
KR20020000107A (ko) 병렬 컴퓨팅을 위한 컴퓨터 메모리 구성, 컴퓨터 프로그램제품, 병렬 처리 방법 및 프로그램 저장 장치
KR20020000487A (ko) 병렬 처리 방법 및 프로그램 저장 장치
JPH05257808A (ja) マイクロプロセッサ及びその動作変換方法
US7934073B2 (en) Method for performing jump and translation state change at the same time
US20080010426A1 (en) Processor system and processing method for operating system program in processor system
US9176738B2 (en) Method and apparatus for fast decoding and enhancing execution speed of an instruction
US7549026B2 (en) Method and apparatus to provide dynamic hardware signal allocation in a processor
EP0149858B1 (en) Data processing system
EP4625181A1 (en) System, method and apparatus for hybrid mode memory having fine-grained interleaving of disparate address ranges
RU2320002C2 (ru) Способ переключения контекста задач и процедур в процессоре
WO1996008948A2 (en) Method and apparatus for fast microcontroller context switching
JPH10247150A (ja) データ処理システム
JP2009271946A (ja) 情報処理装置、該装置用のｒｏｍイメージ生成装置、および転送装置

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees