TWI279860B - Method for forming metal wiring and method for manufacturing display device - Google Patents

Method for forming metal wiring and method for manufacturing display device Download PDF

Info

Publication number
TWI279860B
TWI279860B TW092109411A TW92109411A TWI279860B TW I279860 B TWI279860 B TW I279860B TW 092109411 A TW092109411 A TW 092109411A TW 92109411 A TW92109411 A TW 92109411A TW I279860 B TWI279860 B TW I279860B
Authority
TW
Taiwan
Prior art keywords
wiring
electronegativity
film
metal
selection range
Prior art date
Application number
TW092109411A
Other languages
Chinese (zh)
Other versions
TW200306629A (en
Inventor
Shigeru Aomori
Original Assignee
Adv Lcd Tech Dev Ct Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Adv Lcd Tech Dev Ct Co Ltd filed Critical Adv Lcd Tech Dev Ct Co Ltd
Publication of TW200306629A publication Critical patent/TW200306629A/en
Application granted granted Critical
Publication of TWI279860B publication Critical patent/TWI279860B/en

Links

Classifications

    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362Active matrix addressed cells
    • G02F1/136286Wiring, e.g. gate line, drain line

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Mathematical Physics (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • General Physics & Mathematics (AREA)
  • Optics & Photonics (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Electrodes Of Semiconductors (AREA)

Abstract

In the selected range of Cu wiring pattern (32) formed on the substrate (51), the electronegativity of the material of the wiring pattern (31) composed of TiN constructing the selected range is set to Xs. In the non-selected range of Cu wiring pattern, the electronegativity of the material of the insulation membrane (29) between layers composed of SiO2 constructing the non-selected range is set to Xn. The electronegativity of the organic metal material for forming the Cu wiring pattern (32) is set to Xm. The material satisfying the correlation formula of ""Xs < Xn < Xm"" is selected and the Cu wring pattern (32) is formed via the non-uniform reaction of the organic metal material.

Description

1279860 五、發明說明(1) 技術領域 本發明是關於以液晶顯不裝置為代表性的顯示裝置, 及ULSI等所使用的電氣配線的形成技術,在基板上選擇性的 形成銅或是含銅的合金的金屬配線之最適當的金屬配線之形 成方法及顯示裝置之製造方法。 背景技術 最近幾年,以LSI及ULSI為代表性的半導體領域,玉 進行討論關於可以使用銅(Cu)來做配線材料之事宜,以藉由 提高半導體裝置的集積度進而提昇微細化的進展及動作的速 度。也就是說,相較於過去所用的配線材料鋁人 能夠得到配線阻抗低且對電致遷移(1 &quot; 應力^⑷阶㈣油⑽)等的承受性高的 另外,在以液晶顯示裝置等為代表的顯示裝署用祕, 也能夠對應由於顯示面積的大型化而配 由於組裝入附加功能而使得周邊回路部度的增加及 (monolithic)化。此外就附加功能而士, 動電路和畫素内建記憶體等等,广 要檢纣驅動用驅 處理器等等。因此,在顯示裝置^ 將來要組裝入的各種 樣的會提高對低阻抗配線的要求。7 —,也和半導體領域同 如上所述將做為配線材料的c° 比,具有更優越的低阻抗性、耐 ^去的配線材料A1來 將活躍的推進工業化的開發,並可成由此可知,Cu 1279860 五、發明說明(2) 雖然這麼a兒’藉由微影(ph〇t〇-lithography)做成的遮 罩(masking)和反應性離子餘刻(reactiVe i〇I1 etching)法 等等的組合’用以形成以往的細微配線卻是難以用Cu形成微 細的配線。 也就疋說’ Cu的_化物(haiogenide)蒸氣壓太低了, (Cu的自化物是不容易蒸發的),因此了發揮、去除由於上 述的#刻所形成的Cu _素,必須在製程溫度(pr〇cess temperatureUOO〜30 0。C時進行蝕刻處理。也就是說藉由以 配線的姓刻之細微加工是困難的。 就利用Cu形成細微配線的方法而言,在日本的特開平 1 1 -1 3 5 5 0 4號公報有公開表示,這個方法就是所謂的嵌入 (damascene)法’首先,將在基板上積層的絕緣膜在基板積層 的絕緣膜上,事先形成所希望的配線圖案的配線溝。為了嵌 入此溝,將Cu薄膜全面性的傳到前述溝内部及絕緣膜上。這 時,就以Cu嵌入前述溝的方法而言有濺擊(sputtering)等的 PVD(Physical Vapor Depositon)和鍍金法或是使用有機金 屬材料的CVD法等的各種手法。之後,將基板表面的以薄膜 去除,直到嵌入溝部分的上部端面為止。就去除基板表面的 Cu薄膜的方法而言有化學的機械研磨法(CMp:Chemicai Mechanical Polishing)等的研磨法和回蝕(etch — back)等。 藉由上述步驟’ Cu薄膜只會殘留在前述溝内部。因而形成 嵌入型的Cu配線圖案。 可試試別的方法將Pd等的觸媒配置於基板上所想要的配 線圖案BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a display device including a liquid crystal display device and a technique for forming an electric wiring used in ULSI or the like, and selectively forms copper or copper on a substrate. A method of forming the most appropriate metal wiring for the metal wiring of the alloy and a method of manufacturing the display device. BACKGROUND ART In recent years, in the field of semiconductors represented by LSI and ULSI, jade has discussed the possibility of using copper (Cu) as a wiring material to improve the progress of miniaturization by increasing the degree of integration of semiconductor devices. The speed of the action. In other words, compared with the wiring material used in the past, aluminum people can obtain low wiring resistance and high resistance to electromigration (1 &quot; stress ^(4) step (four) oil (10)), etc., in liquid crystal display devices, etc. In addition to the enlargement of the display area, it is possible to increase the degree of peripheral circuit and increase monolithicity in accordance with the increase in the display area. In addition, additional functions such as taxis, dynamic circuits and pixel built-in memory, etc., are widely used to check the driver and the like. Therefore, various types of display devices to be assembled in the future will increase the requirements for low-impedance wiring. In the same way as in the semiconductor field, as described above, the c° ratio of the wiring material is improved, and the wiring material A1 having superior low-resistance and resistance is developed to industrialize the active development. It can be seen that Cu 1279860 V. Invention Description (2) Although such a masking and reactive ion remanufacturing by ph〇t〇-lithography (reactiVe i〇I1 etching) It is difficult to form fine wiring with Cu to form a conventional fine wiring. In other words, the vapor pressure of cuogen is too low, and the self-synthesis of Cu is not easy to evaporate. Therefore, it is necessary to perform and remove the Cu-based compound formed by the above-mentioned engraving. The etching process is performed at a temperature of pr〇cess temperature UOO 〜30 0. That is, it is difficult to perform fine processing by the name of the wiring. In terms of the method of forming fine wiring by Cu, the special opening 1 in Japan 1 -1 3 5 5 0 4 discloses that this method is a so-called damascene method. First, an insulating film laminated on a substrate is formed on the insulating film laminated on the substrate to form a desired wiring pattern in advance. In order to be inserted into the groove, the Cu film is entirely transmitted to the inside of the groove and the insulating film. In this case, PVD (Physical Vapor Depositon) such as sputtering is used to insert Cu into the groove. And various methods such as a gold plating method or a CVD method using an organic metal material. Thereafter, the surface of the substrate is removed by a film until it is embedded in the upper end surface of the groove portion. The method includes a polishing method such as chemical mechanical polishing (CMp: Chemicai Mechanical Polishing), etch-back, etc. By the above step, the Cu film remains only inside the groove, thereby forming an embedded type. Cu wiring pattern. Other methods can be used to arrange the catalyst such as Pd on the substrate to the desired wiring pattern.

第6頁 1279860 五、發明說明(3) (Η - Nimo, . Yabe, Appl. Phys. Lett., 63, 3527-3529(1993))- ^方法是以形成圖案狀的Pd等為核心藉㈣的無電解鑛 I而形成Cu的配線圖案 %西另外,也可試試在絕緣性的基板上藉由導電性物質形成 ^的圖案形狀’將此導電性物質做為電極,利用電解 形成Cu配線的方法。 發明所欲解決的課題 雖卜樣說’在上述過去用以形成Cu的細微配 方法,有以下列舉的課題。 冰刃禋禋 百先,關於上述在LSI、USLI等備受討論的嵌 以下列舉的課題。 瓜八去’有 第、肷入法,為了要形成連接溝狀的配線圖幸穿 電極間的經由介層(via)而必需的成膜工程、微影圓工案和上下 刻工程的製造工程是很複雜的。 王’鍅 第二、為了減低配線阻抗,需要增加配線膜厚 又。然而使用高縱橫比(aspect rati〇)的 、予 hie)時,會造成Cu的被入性變差。 w層洞(via 第三、Cu薄膜在基板上全面的成膜後為了 之上述CMP工程等,有所謂製程(pr〇cess)的產能々不要部分 (through-put)不良的的問題。 第四、對於為了製作LSI、ULSI的直徑12吋(;[ 的晶圓尺寸,過去有開發出大型的CMp裝置。缺nch)左右 裝置,用以製造液晶顯示裝置的基板尺寸大^ B f於顯示 方形的大型基板,和LSI等的用途做比較,由於=扯丨· 5m正 、阿積準平坦 第7頁 1279860Page 6 1279860 V. Description of invention (3) (Η - Nimo, . Yabe, Appl. Phys. Lett., 63, 3527-3529 (1993)) - ^ The method is based on the formation of a pattern of Pd, etc. (4) In addition, it is also possible to form a wiring pattern of Cu in the electroless ore I. In addition, it is also possible to form a conductive pattern by using a conductive material as an electrode on an insulating substrate. Methods. OBJECTS TO BE SOLVED BY THE INVENTION Although the above-described conventional methods for forming Cu in the past have been made, there are the following problems. The ice blade 百 百 。 。 。 。 。 。 。 。 。 。 。 。 。 。 。 。 。 。 。 。瓜八去' has the first and the intrusion method, in order to form a wiring pattern that connects the trenches, it is necessary to pass through the vias (via) to form the film-forming project, the lithography round plan, and the manufacturing process of the upper and lower engraving projects. It is very complicated. Wang’鍅 Second, in order to reduce the wiring resistance, it is necessary to increase the wiring film thickness. However, when a high aspect ratio (aspect rati) is used, the acceptance of Cu is deteriorated. w layer hole (via third, the Cu film is formed on the substrate after the film is formed on the substrate for the above-mentioned CMP project, etc., there is a problem that the throughput of the process is poor (through-put). In order to produce a LSI or ULSI diameter of 12 吋 (; [the size of the wafer, a large CMp device has been developed in the past.), the substrate size for manufacturing the liquid crystal display device is large. Large-scale substrate, compared with the use of LSI, etc., because = 丨 丨 · 5m positive, A Ji quasi flat page 7 1279860

五、發明說明(4) 性的大面積需要進行研磨工程。也就是說,在顯示裝置方 面’嵌入法的實用化是有困難。 加上使用大型基板的液晶顯示裝置的情況,假設可以 上述CMP的做法,全面研磨及蝕刻法來去除,也將會有製q 價格太高的問題。也就是說,做為在液晶顯示裝置^上的配@線 之Cu薄膜部份,和玻璃基板(glass substrate)的面積比較 起來是非常小的。因此,必須去除大部份成膜的Cu薄膜。結 果是使用高價的Cu材料,使用效率卻非常的不好。 另外,使用鍍金的選擇成膜方式,有以下列舉的課題。V. INSTRUCTIONS (4) Large areas of the nature require grinding work. That is to say, it is difficult to put the embedding method on the display device side. In the case of a liquid crystal display device using a large substrate, it is assumed that the above-described CMP method can be removed by the overall polishing and etching methods, and there is a problem that the price of the q is too high. That is to say, the portion of the Cu film as the @@ line on the liquid crystal display device is extremely small compared with the area of the glass substrate. Therefore, it is necessary to remove most of the film-formed Cu film. As a result, high-priced Cu materials are used, and the efficiency of use is very poor. In addition, there are the following problems in selecting a film formation method using gold plating.

第一、使用鑛金的選擇成膜方式對於較大的圖案寸法的 印刷基板(printed circuit board)等有其實際成效。但 是,LSI、ULSI或是顯示裝置等所要求的數等級的線幅 而形成配線圖案的情形,在鍍金液體的組成中,時間久了還 會產生變化,這造成製造過程中的不安定性,也會有雜質滲 入造成膜質劣化,藥液也會對環境造成影響等等的問題。 第二、基礎配線形成後,使用鍍金在導電部分提取出Cu 薄膜的方法具有優越的選擇性。但是需要包覆反面、導電性 表面的不要部份的工程以及為了形成通電的基礎導電圖案的 工程。因而造成製程複雜、高成本的問題。 第三、藉由鍍金法成膜的Cu薄膜中滲入有很多雜質等, 成膜後的Cu薄膜之電氣阻抗有變高的傾向。也就是說在鍍金 法,必需有成膜後的退火處理(anneal ing)。由於退火處 理,就基板的耐熱性等觀點而言,使得鍍金法難以適用於大 面積的顯示裝置等等。First, the use of mineral gold for film formation has a practical effect on a large printed circuit board. However, in the case where LSI, ULSI, or a display device or the like is required to form a wiring pattern, the composition of the gold plating liquid may change over time, which causes instability in the manufacturing process. There is a problem that impurities may infiltrate to cause deterioration of the film quality, and the liquid medicine may also affect the environment. Second, after the basic wiring is formed, the method of extracting the Cu thin film on the conductive portion by using gold plating has superior selectivity. However, it is necessary to coat the reverse side, the unnecessary part of the conductive surface, and the work for forming the energized basic conductive pattern. This causes problems of complicated process and high cost. Third, a large amount of impurities are infiltrated into the Cu thin film formed by the gold plating method, and the electrical resistance of the formed Cu thin film tends to be high. That is to say, in the gold plating method, it is necessary to have an annealing after film formation. Due to the annealing treatment, the gold plating method is difficult to apply to a large-area display device or the like from the viewpoint of heat resistance of the substrate and the like.

1279860 五、發明說明(5) -狀Ϊ沾且Γ同於過去製作Ls 1等的晶圓基板,用以製1顧 不裝置的基板尺寸如前所述是卜丨· 5m正方形用/ I每顯 此,為了均等處理如此大的基板的鍍金處理二,。因 且需要大量的藥品,對環境會造成不良的影;置疋非韦大型 針對上述的課題,最近料,試著藉由使^1279860 V. INSTRUCTIONS (5) - The same as the wafer substrate on which Ls 1 was fabricated in the past, the size of the substrate used to make the device is as described above. In view of this, in order to uniformly process the gold plating treatment 2 of such a large substrate. Because it requires a large amount of medicines, it will cause adverse effects on the environment. It is not suitable for the above-mentioned problems. Recently, I tried to make ^

Cu-CVD法’選擇的使得⑼薄膜形成。例如在曰的 6-236879號公報有公開以下的方法。首先,在且 配線形狀的基礎金屬膜上,選擇的提取出Pd等等且希^望的 氫解離能力之vm族金屬所組成的金屬粒。對此將、氫有二的 載氣’導入有機金屬材料Cu,經由熱分解而成膜。 ' 、 藉由這個方法’在具有高的氫解離能力之v j丨〗族金 上,和有機金屬材料Cu同時導入的載氣之氫會解離。由於 而使得有機金屬材料Cu在VI 11族金屬上,優先的發生還原反 應。因此可以在V111族金屬上形成Cu的核以及選擇的進行膜 成長’所以可以在基板上選擇的形成Cu薄膜。 然而在這個方法’因為是在基板表面的V 111族金屬上進 行還原反應’所以必須使用氫氣做為載氣。此時也能藉由存 在於氣相中的氫氣’進行有機金屬材料的還原反應。所以藉i 由該氣相中產生的反應物’即便在選擇範圍以外的表面,^ 會形成Cu的核。由此而有惡化Cu成膜的選擇性之問題。 另外因為必須在基礎金屬上選擇性的提取出V111族金屬 的工程,會增加製程。而且因為在製程上需要氫氣,為了確 保製程的安全性’必要在成膜處理後的安全設備等的成本也 是問題。 1279860The Cu-CVD method was selected to form (9) a film. The following method is disclosed in, for example, Japanese Patent Publication No. 6-236879. First, on the base metal film of the wiring shape, metal particles composed of a Vm group metal which extracts Pd or the like and which is expected to have a hydrogen dissociation ability are selected. In this case, a carrier gas having two hydrogen atoms is introduced into the organic metal material Cu, and a film is formed by thermal decomposition. By this method, on the v j丨 group gold having a high hydrogen dissociation ability, the hydrogen of the carrier gas introduced simultaneously with the organometallic material Cu is dissociated. As a result, the organometallic material Cu is preferentially reduced on the VI 11 metal. Therefore, a Cu core can be formed on the V111 group metal and a film growth can be selectively performed. Therefore, a Cu thin film can be selectively formed on the substrate. However, in this method 'because the reduction reaction is carried out on the V 111 group metal on the surface of the substrate', it is necessary to use hydrogen as a carrier gas. At this time, the reduction reaction of the organometallic material can also be carried out by hydrogen gas present in the gas phase. Therefore, by the reaction of the reactants produced in the gas phase, even on the surface outside the selected range, a core of Cu is formed. This has the problem of deteriorating the selectivity of Cu film formation. In addition, because the engineering of the V111 group metal must be selectively extracted on the base metal, the process is increased. Moreover, since hydrogen is required in the process, in order to ensure the safety of the process, the cost of the safety equipment and the like after the film formation process is also a problem. 1279860

5-949另7。外,就'I擇的形成薄膜的方法而言,在曰本的特開平 奸姐去R有公開以下的技術。使用將大電負度的第一 WF或:M、〇F 5 ί的第二材料混合於表面的半導體基板,製作 6其疋06、金屬鹵化物或是混合該金屬的商化 :原,和h2、C0、SlH4的還原性氣體的混合氣體。在混成 m電場施加於半導體基板時,藉由原料氣體的放電 =堆L。的金相在第二材料上㈣選擇性和方向 記載著藉由這個技術,由於原料氣體和構成基板表面的 材料之關係,可以得到選擇性成膜的金屬膜。然而藉由分解 原料氣體的放電而使用電漿,即便在氣相中,也可以形成原 料氣體的分解生成物之金屬核(366(1),這在基板上很容易非 選擇性的堆積。因此有容易妨害金屬膜的選擇性之堆積的問 題點。 、 另外藉由使用還原性氣體的成膜是可以提升成膜速度的 反面,藉由在氣相中的反應,進行原料氣體的分解堆積。也 因此同樣的容易妨害提升成膜的選擇性。5-949 another 7. In addition, as for the method of forming a film by I, the technique of the following is disclosed in R. Using a first material of a large electronegativity or a second material of: M, 〇F 5 ί to be mixed on a surface of a semiconductor substrate to produce 6 疋 06, a metal halide or a commercialization of the metal: original, and a mixed gas of reducing gases of h2, C0, and SlH4. When the mixed m electric field is applied to the semiconductor substrate, the discharge of the material gas = stack L. The metallographic phase on the second material (IV) Selectivity and direction It is described that by this technique, a metal film which selectively forms a film can be obtained due to the relationship between the material gas and the material constituting the surface of the substrate. However, by using the plasma by decomposing the discharge of the material gas, even in the gas phase, the metal core (366(1) of the decomposition product of the material gas can be formed, which is easily deposited non-selectively on the substrate. There is a problem that it is easy to hinder the selective deposition of the metal film. Further, by forming a film using a reducing gas, the reverse side of the film forming speed can be raised, and the decomposition of the material gas can be carried out by the reaction in the gas phase. Therefore, it is also easy to hinder the selectivity of film formation.

另外在這個技術,必須使用具有引火性、著火性的H2和 S i扎的還原性氣體。因而為了確保製程的安全性的安全設備 等成本,也反映在總製程成本上。 另外已知W和Μ 〇比C u和A 1的電阻率大(w : 5 6 X1 Ο-6 Ω cm(300K)、Μο:5·2χ10_6Ω〇ιη(0。C)、Cu:l7xl〇_6Qcm(20。 C)、Al:2.6xl0-6Qcm(20° C))。如此電阻率大的w和M〇所形 成的膜通常也能適用於LSI和IC在上下方向連接積層層間的In addition, in this technique, it is necessary to use a reducing gas having a igniting and igniting H2 and Si. Therefore, the cost of safety equipment to ensure the safety of the process is also reflected in the total process cost. It is also known that W and Μ 〇 have higher resistivities than C u and A 1 (w : 5 6 X1 Ο -6 Ω cm (300K), Μο: 5·2 χ 10_6 Ω 〇ιη (0. C), Cu: l7xl 〇 _ 6Qcm (20. C), Al: 2.6xl0-6Qcm (20 ° C)). A film formed of such a large resistivity w and M 通常 can also be suitably applied to an LSI and an IC which are connected between the laminate layers in the up and down direction.

第10頁 1279860 五、發明說明(7) 配線。然而w和Mo所組成的 置為代表的顯示裝置的播-、、、不I a做為以液晶顯示裝 亦卽i ^ π 1 知描配線和信號配線。 號配線的電阻率越大, 奴的顯不裝置,掃描配線和信 組成的配線做為掃描配線2m。為此使則和Μ。所 切換。 、q破配線時,就無法操作良好的 σ。二=術;氣體減壓到5—拖 發明之概I “、、後導入真空容器中的不便。 本發明有鑑上述的問題’不 而且可以提供-金屬配線 體, 法,選擇的形成低阻抗性、良置之製造方 1王 良好的耐遷移性的配線。 本發明&amp;金屬配線之形成方法是在選擇範目 成金屬配線的金屬配線之形成方法。 、 / 構成前述選擇範圍的材料之電負度設為Xs,至少在 選擇範圍的附近,不形成前述金屬配線的非選擇範圍,並^ 構成該非選擇範圍的材料之電負度設為Xn,將為了形 1 金屬配線的有機金屬材料的電負度設為Xm時,各電負产曰α XS&lt;Xn&lt;Xin亦即(Xm-Xn)&lt;(Xm — Xs)的關係式。藉由選擇滿又足^ 些關係式的材料可以達成。(申請專利範圍第丨項) 這 電負度是表示電子的供給性之物性值,原子產生化學鈇 合時,吸引電子的能力。也就是說,在本發明的材料之電= 度是表示該材料供給電子之物性值,材料產生化學反應時,、 吸引電子的能力。在本發明也可以將各材料之電負度了 ^構 第11頁 1279860 五、發明說明(8) ^^__ 成元素的電負度平均計算。所以在2個不同電負度的 間,成立著電負度小的材料是對電負度大的材料供从蕾斗之 關係。 、、°電子的 在此舉例說明關於將為了形成以薄膜的有機金 (有機Cu材料)導入基板表面的情形。 ’ 有機金屬材料是在基板表面之間藉由進行電荷交換,而 從此基板表面解離吸附。所以從基板表面吸附的有今 料中的2個有機金屬分子(有機Cu分子)是從基板表面移動— (migration)。由此在2個有機金屬分子間產生氧化還 即所謂的不均化反應。所以提取出有機金屬材料中的金屬^ 子(Cu)。藉由這個反應,可以知道金屬膜堆積的情形 (J. A.T.Norman5et.al.,Thin Solid Films,Vol. 262 ( 1 995 ) PP46-51)。 ’ 不均化反應(又稱為不同變化)是指丨種類的物質在2或是 以上的分子相互地氧化下,進行還原反應的結果,而產生2 種類以上的物質。在此是在2個有機金屬分子(上述例子是有 jCu分子)之間,如後所述的氧化,進行還原反應,而產生 還原的金屬原子及氧化的有機金屬化合物,最後進行金屬薄 膜的成膜。 / 由於如此,藉由本發明將有機金屬材料導入包含 圍和非選擇粑圍的範圍時’因為前述電負度的關係,而在直 大小關係的差大的選擇範圍之表面和有機金屬材料之間進^ 電子的交換。總之有機金屬材料會從選擇範圍的表面吸引電 子。也就是說’藉由電子的交換,可以在選擇範圍優先且選Page 10 1279860 V. Description of invention (7) Wiring. However, the broadcast-, and/or I a of the display device represented by w and Mo are used as the liquid crystal display device 卽i ^ π 1 to describe the wiring and signal wiring. The higher the resistivity of the wiring, the wiring of the slave, and the wiring of the scanning wiring and the signal are used as the scanning wiring 2m. To this end, it is harmonious. Switched. When q breaks the wiring, it is impossible to operate a good σ. Second = surgery; gas decompression to 5 - dragging the invention I ", and then introducing into the vacuum container is inconvenient. The present invention has the above problems 'not and can provide - metal wiring body, method, selected to form a low impedance The wiring method of the invention is a method for forming a metal wiring in which a metal wiring is selected, and a material constituting the selected range. The electronegativity is set to Xs, at least in the vicinity of the selection range, the non-selection range of the aforementioned metal wiring is not formed, and the electronegativity of the material constituting the non-selection range is set to Xn, and the organic metal material for the metal wiring of the shape 1 is formed. When the electronegativity is set to Xm, the relationship between each electric negative 曰α XS&lt;Xn&lt;Xin is (Xm-Xn)&lt;(Xm_Xs). By selecting materials with full relationship This can be achieved. (Application No. Scope) This electronegativity is a property value indicating the supplyability of electrons, and the ability of an atom to attract electrons when chemically coupled. That is, the electrical quantity of the material in the present invention. Is indicating that the material is for The electron property value, the ability of the material to generate a chemical reaction, and the ability to attract electrons. In the present invention, the electronegativity of each material can also be constructed. Page 11 1279860 V. Invention Description (8) ^^__ The electronegativity is calculated on average. Therefore, between two different electrical negative degrees, a material with a small electronegativity is established for the material with a large electronegativity from the relationship between the buds. In order to form a thin film of organic gold (organic Cu material) into the surface of the substrate. 'Organic metal material is dissociated and adsorbed from the surface of the substrate by charge exchange between the surfaces of the substrate. Therefore, it is adsorbed from the surface of the substrate. The two organometallic molecules (organic Cu molecules) in the feed are moved from the surface of the substrate, thereby causing oxidation between the two organometallic molecules, that is, a so-called heterogeneous reaction. Therefore, the organic metal material is extracted. Metal (Cu). By this reaction, the accumulation of metal film can be known (JAT Norman 5 et. al., Thin Solid Films, Vol. 262 (1 995) PP46-51). 'Inhomogeneous reaction (again It is a result of a reduction reaction in which two or more molecules are oxidized by two or more molecules, and two or more kinds of substances are produced. Here are two organometallic molecules (the above examples are Between the jCu molecules, oxidation is carried out as described later, and a reduction reaction is carried out to produce a reduced metal atom and an oxidized organometallic compound, and finally a film formation of a metal thin film is performed. / Thus, the organic metal material is introduced by the present invention. When the range of the surrounding and non-selected ranges is included, 'the exchange of electrons between the surface of the selection range of the difference in the direct-size relationship and the organometallic material due to the aforementioned relationship of the electronegativity. In general, organometallic materials attract electrons from the surface of the chosen range. In other words, by electronic exchange, the selection range can be prioritized and selected.

第12頁 1279860 五、發明說明(9) 擇的1 1有機金屬材料的解離吸附。(申請專利範圍第1項) 發明的金屬配線之形成方法也可以藉由有機金屬材料 的^化反應,而形成金屬配線。(申請專利範圍第2項) =發明的金屬配線之形成方法,如上所述為了讓有機 金,:Ϊ選擇範圍優先的吸附,而形成薄膜的不均化反 應杰沾:子在很多的有機金屬分子。也就是說,纟選擇範圍 優應。因而可以在選擇範圍選擇的進行原子核的 形成以及薄膜堆積。 从料2m擇範圍的表面,由於上述的關係,有機金屬 Γ將有機全ΐίί小。因此和選擇範圍的表面比較時,不容 Γ及附到非選擇範圍的表面。也就是說,為 工4膜的不均化反應的有機金屬分子很少,而不容易堆 積 結果在選擇範圍的表面以及非選擇範圍的表面 述4不均化反應直到開始堆積Cu等等的曰 發生所謂的潛伏期。由於此潛伏 :間差, 的薄膜之選擇性。 所以可提升Cu等等 也就是說,選擇在選擇範圍、非選擇 2的各電負度是滿足上述的關係=圍屬 ί屬材料的不均化反應,而形成金屬配線抖所機 :圍優先的堆積。也就是說,可 : 擇 線。(申請專利範圍第2項) 释改良好的金屬配Page 12 1279860 V. INSTRUCTIONS (9) Dissociation and adsorption of organic metal materials. (Application No. 1 of the patent application) The method of forming a metal wiring according to the invention may form a metal wiring by a chemical reaction of an organic metal material. (Patent No. 2 of the patent application) = The method for forming the metal wiring of the invention, as described above, in order to allow the organic gold, Ϊ to select a range of preferential adsorption, to form a film unevenness reaction: a large number of organic metals molecule. In other words, the choice range is excellent. Therefore, the formation of the nucleus and the film deposition can be performed in the selection range. From the surface of the 2m range, due to the above relationship, the organometallic ruthenium will be organically ΐίί. Therefore, when compared with the surface of the selected range, it is not allowed to attach to the surface of the non-selected range. That is to say, there are few organometallic molecules for the heterogeneous reaction of the film 4, and it is not easy to accumulate the results on the surface of the selected range and the surface of the non-selected range. A so-called incubation period occurs. Due to this latency: the difference between the films, the selectivity of the film. Therefore, it is possible to improve Cu, etc. That is to say, the choice of the range of the selection, the non-selection 2 of the electronegativity is to satisfy the above relationship = the heterogeneous reaction of the surrounding material, and the formation of the metal wiring shake machine: Stacked up. In other words, you can: Select the line. (Applicant's scope of the second item)

的全屬配線之形成方法也可以藉由構成金屬配缘 金屬膜之化學氣相成長法⑽法)而形成金屬配線。(申JThe method of forming the entire wiring may be a metal wiring by a chemical vapor deposition method (10) method of forming a metal-bonded metal film. (申J

第13頁 1279860 五、發明說明(10) 專利範圍第3項) 藉由如此一來,利用上述不同雷备 :吸附差異,所以可以選擇的形成金屬ς線么另:金屬材料 難的蝕刻,就能夠得到低阻抗性、優的 不必使用 組成的配線。(申請專利範圍第3項) 、、、移性的Cu等 本發明的金屬配線之形成方法中的選^ ^ π .Ti 構成。(申請專利範圍第4項)另外非 r鬥電性材料所 ,,或是‘。3等等氧化物=以f = 成。Γ由# # &lt;, ^ u 奶的絕緣性材料戶斤谨 取(申凊專利範圍第5, 6項) 叶汁構 金屬成的選擇範圍的表面之有機 子容在選擇範圍的導電性材料表面的有機金屬; 線所ί外在非選擇範圍的絕緣性材料表面,為了形成金屬配 上因:ί = Ξ金:分子的吸附比選擇範圍的少,另外再加 述的有機面移動電荷是困難的。因此很難讓上 子和不均化反:等等就是說’报難以吸附有機金屬分 〇既n在^和非選擇冑圍内的薄膜形成開始為止的差 屬0配後2至)變大°因此可以在選擇性高的狀態’形成金 屬配線。(申請專利範圍第4, 5, 6項) 在本發明的顯示裝置之製造方法具備有矩陣狀設計複數 画 第14頁 1279860 五、發明說明(11) 的畫素電極,和複數的晝素電極連接的複數薄膜電晶體,和 驅動薄膜電晶體的複數掃描配線以及信號配線。 形成掃描配線以及信號配線之中至少一種的配線之選擇 範圍’並將構成該選擇範圍的材料之電負度設為Xs。不形成 前述配線的非選擇範圍並將構成該非選擇範圍的材料之電負 度設為Xn。將為了形成前述配線的有機金屬材料的電負度設 為Xm,各電負度是Xs&lt;xn&lt;Xm亦即(Xm一Xn)&lt;(Xm-Xs)的關係。 藉由選擇滿足這些關係式的材料可以達成。(申 第7項) τ〜犯圓 另外本發明適用於藉由電氣配線以連接薄膜電晶體和畫 素電極的顯示裝置之製造方法時,形成電氣配線的 並將構成該選擇範圍的材料之電負度設為Xs。不形 X線的ϊΐ擇範圍並將構成該非選擇範圍的材料之電負度設為 ‘電參;了γ形成電氣配線的有機金屬材料的電負度設為Xm, ίi t :&lt;xnfm亦即(xm-xn)《xm-xs)的關係。藉由選 金屬材料可以I春!埋2 達成如此一來解離吸附有機 配線等孳μ 、、形成掃描配線、信號配線以及電氣 配線^等^成選擇㈣。(中請㈣範圍 另外有機金屬材料是Cu或县白人Γ &amp;人a 」 料,也可以藉由有機金 ^ 二u、s、,之有機金屬材 線m2 ί屬材科的不均化反應而形成掃描配 利範圍第g項) 嚷之中至夕一種的配線。(申請專 因此藉由優越的耐遷移性的c 線、信號配線以及電氣配線 ty 、帝描配 深寺#的配線。(申請專利範圍第9Page 13 1279860 V. Invention Description (10) Patent Area No. 3) By using the above different Rays: adsorption difference, it is possible to selectively form a metal wire. Otherwise, the metal material is difficult to etch. It is possible to obtain a wiring having low resistance and excellent composition without using a composition. (Patent No. 3 of the patent application), and a transferable Cu, etc. The composition of the metal wiring of the present invention is selected from the group consisting of φ.Ti. (Applicant's 4th item) is not a r-battery material, or ‘. 3 and so on oxide = with f = into. Γ由## &lt;, ^ u Insulation material for milk is taken (Shenqi patent scope No. 5, 6) The choice of the surface of the leaf juice is made up of organic materials in the selected range of conductive materials. The surface of the organic metal; the external surface of the non-selective insulating material, in order to form a metal with a factor: ί = sheet metal: the adsorption ratio of the molecule is less than the selected range, and the organic surface mobile charge is difficult. Therefore, it is difficult to make the upper and the non-uniform reverse: etc., that is, it is said that it is difficult to adsorb the organic metal, and the difference between the formation of the film in the ^ and the non-selected circle is 0. ° Therefore, metal wiring can be formed in a state of high selectivity. (Application No. 4, 5, and 6) The method for manufacturing a display device according to the present invention includes a matrix-shaped design complex drawing, page 14 1279860, a pixel electrode of the invention (11), and a plurality of pixel electrodes. A plurality of connected thin film transistors, and a plurality of scan wirings and signal wirings for driving the thin film transistors. The selection range of the wiring of at least one of the scanning wiring and the signal wiring is formed, and the electronegativity of the material constituting the selection range is Xs. The non-selection range of the aforementioned wiring is not formed and the electronegativity of the material constituting the non-selection range is set to Xn. The electronegativity of the organometallic material for forming the wiring is set to Xm, and each electronegativity is a relationship of Xs &lt; xn &lt; Xm, i.e., (Xm - Xn) &lt; (Xm - Xs). This can be achieved by selecting materials that satisfy these relationships. (Applied No. 7) τ〜犯圆 In addition, the present invention is applied to a method of manufacturing a display device in which a thin film transistor and a pixel electrode are connected by electric wiring, and an electric wiring is formed and the material constituting the selected range is electrically The negative is set to Xs. The X-ray selection range is not set and the electronegativity of the material constituting the non-selection range is set to 'electrical parameter; the electronegativity of the organic metal material of the γ-forming electrical wiring is set to Xm, ίi t :&lt;xnfm That is, the relationship of (xm-xn) "xm-xs". By choosing metal materials, I can spring! Buried 2 is achieved by dissociating the 有机μ of the adsorbed organic wiring, forming the scanning wiring, the signal wiring, and the electrical wiring ^ (4). (In the case of (4), the other organometallic material is Cu or the county white Γ &amp; person a ” material, and it can also be obtained by the organic gold ^ 2 u, s, the organic metal wire m2 属 genus And the wiring of the scan distribution area (g) is formed. (Applicable to the c-line, signal wiring, and wiring of the electric wiring ty and the Tetsuji-ji Temple.)

第15頁 1279860 五、發明說明(12) 項) 實施發明之 以下的 此外在以下 省略其重複 實施形態一 以下說 緣性基板上 首先在用於 衝(buf fer) 的膜。就使 crystal si 等的絕緣膜 接著在此絕 1 0Onm的膜 的A 1膜以固 面形成A1組 之表面。 此外在 以構成元素 之表面電負 度是2. 93。 接著A1 所示導入化 最佳形態 詳細說明請參照本發明的實施形態之相關圖面。 的說明圖面中,相同功能者以同一符號標示,並 的說明。 明在本發明的實施形態一,針對在玻璃等等的絕 ’形成Cu所組成的金屬配線之方法。 液aa顯不裝置專專的無驗玻璃基板上,將做為緩 層的二氧化矽(Si02)膜藉由電漿CVD法形成I50nm 用的基板而言,其他也可以在單晶石夕(single 1 icon)組成的基板上,設置熱氧化膜(si 〇2膜)等 〇 緣性基板上,全面的將鋁(A1 )膜以濺擊法形成 ° .之後藉由利用微影工程以及蝕刻工程,將前述 定形狀的配線圖案加工。藉由此工程,在基板表 成的選擇範圍之表面和Si 〇2膜組成的非選擇範圍 本實施形態2個元素以上構成的材料之電負度是 平均計算做為定義。也就是說A1組成的選擇範圍 度是1 · 5,如S i 02 2個元素以上構成的材料之電負 組成的配線圖案所形成的絕緣性基板2,如圖一 學氣相成膜裝置(CVD裝置)的反應室(chamberΜPage 15 1279860 V. INSTRUCTION OF THE INVENTION (12) The following is abbreviated to the following. Embodiment 1 Hereinafter, the film is used as a film for buf fering. The insulating film of the crystal si or the like is then formed on the surface of the A1 group by the solid film of the A 1 film of the film of 10 nm. Further, the surface electronegativity at the constituent element is 2.93. Next, the introduction is as shown in A1. For the detailed description, please refer to the related drawings of the embodiment of the present invention. In the description of the drawings, the same functions are denoted by the same symbol, and the description. According to a first embodiment of the present invention, a method of forming a metal wiring composed of Cu in a glass or the like is described. On the non-inspective glass substrate of the liquid aa display device, the thin layer of cerium oxide (SiO 2 ) film is formed as a substrate for I50 nm by plasma CVD, and the other may be used in the single crystal stone ( On the substrate composed of a single 1 icon), a thermal oxide film (si 〇 2 film) is placed on a germanium substrate, and the aluminum (A1) film is formed by sputtering. The lithography and etching are then performed. In the engineering, the wiring pattern of the predetermined shape is processed. By this work, the surface of the selected range of the substrate and the non-selected range of the composition of the Si 〇 2 film are the definitions of the average of the electronegativity of the material of the two or more elements of the present embodiment. That is to say, the selection range of the composition of A1 is 1.25, and the insulating substrate 2 formed by the wiring pattern of the electron-negative composition of the material composed of two or more elements of S i 02 is as shown in FIG. Reaction chamber of CVD device

第16頁 1279860 發明說明(13) 内0 在此說明關於圖一所示的CVD裝置。用以形成Cu薄膜的 基板2 ’配置於如圖一所示真空容器的反應室1内的平台 (s tage) 3上。反應室!内藉由的真空排氣系統(省略圖示), 使=渦輪刀子幫浦(turb〇 — m〇iecuiar — pump)排氣直到達到 ,疋的到達真空度為止。接著導入反應室1内的基板2,藉由 設置於2台3内的加熱器(heater)(省略圖示),加熱到規定 的反應溫度為止。此時的基板加熱並不限於加熱器,也可以 利用退火燈管(lamp annealing)。 藉由氮氣10將液態的Cu有機金屬化合物組成的有機金屬材料 5,自原料槽(1«心1&amp;1^]:413一七8111^4擠出。有機金屬材料的 導入量由液體流量計6控制。之後藉由氣化器7將有機金屬材 料5加熱’增大有機金屬材料5的蒸氣壓。如此一來有機金屬 材料5成為氣化的有機金屬分子組成的有機金屬氣體。此有 機金屬氣體和載氣的氮氣10 —同通過氣體導入部8而導入反 應室1内。此外9是氣體排出部。 就Cu的有機金屬材料5而言,例如Cu的1價錯合物 (Cu(hfac)TMVS:hfac=Hexafluoroacetylacetonate(CF3COCH COCF3)、TMVS = Trimethylvinylsilane(C05H12Si))等等。 圖二所示是Cu有機金屬材料5的分解和堆積反應的概略 圖。 圖一的導入前述反應室1内的有機金屬材料(以下稱為有 機銅材料)5與配置於反應室1内的基板2接觸,在基板2的表 面解離吸附。所以有機銅材料5藉由被加熱的基板$之熱能量Page 16 1279860 DESCRIPTION OF THE INVENTION (13) Inner 0 Here, the CVD apparatus shown in Fig. 1 will be described. The substrate 2' for forming a Cu film is disposed on a stage 3 in the reaction chamber 1 of the vacuum vessel as shown in Fig. 1. Reaction room! The vacuum exhaust system (not shown) is used to exhaust the turbine tool (turb〇 - m〇iecuiar - pump) until it reaches the vacuum level. Then, the substrate 2 in the reaction chamber 1 is introduced, and is heated to a predetermined reaction temperature by a heater (not shown) provided in the two units 3. The substrate heating at this time is not limited to the heater, and a lamp annealing may be used. The organometallic material 5 composed of a liquid Cu organometallic compound by nitrogen gas 10 is extruded from a raw material tank (1 «Heart 1 &amp; 1^]: 413 178111^4. The introduction amount of the organometallic material is controlled by a liquid flow meter. Control 6. The organic metal material 5 is then heated by the gasifier 7 to increase the vapor pressure of the organometallic material 5. Thus, the organometallic material 5 becomes an organometallic gas composed of vaporized organometallic molecules. The gas and the nitrogen gas 10 of the carrier gas are introduced into the reaction chamber 1 through the gas introduction portion 8. Further, 9 is a gas discharge portion. For the organometallic material 5 of Cu, for example, a monovalent complex of Cu (Cu (hfac) TMVS: hfac = Hexafluoroacetylacetonate (CF3COCH COCF3), TMVS = Trimethylvinylsilane (C05H12Si), etc. Fig. 2 is a schematic view showing decomposition and deposition reaction of Cu organometallic material 5. Fig. 1 is introduced into the reaction chamber 1 An organic metal material (hereinafter referred to as an organic copper material) 5 is in contact with the substrate 2 disposed in the reaction chamber 1 and is dissociated and adsorbed on the surface of the substrate 2. Therefore, the organic copper material 5 is heated by the heated substrate.

1279860 五、發明說明(14) (thermal energy),經由以下的反應而形成“薄膜。 步驟1 :在氣相中(g),藉由分解和脫離有機銅分子中的 TMVS,形成具有1價的氧化銅原子的中間生成物 (Cu(hfac)(g)),被基板2的表面吸附(a)。 2Cu+1(hfac)(a)-&gt;2Cu+1(hfac)(g) + TMVS(g) f 2Cu+1 (hfac)(a) 步驟2 ··吸附基板2的表面之2個有機銅分子在基板2的表 面移動(migration)接觸。因而利用2個有機銅分子進行不均 化反應。提取出被還原的1個銅分子Cu(s),堆積而形成Cu薄 膜。同時形成被氧化為2價的反應生成物會以氣相從基板2的 表面脫離而除去。 2Cu+1(hfac)(a) —Cu(〇)(s)+Cu+2(hfac)2(g) 在上述的反應’被基板2的表面吸附的某有機銅分子 Cu(hfac)的電負度如先前同樣的是以構成元素的算數平 義,為3· 24。因此和構成基板2的表面之選擇範圍M以 疋 成非選擇範圍的Si02的電負度關係為 構1279860 V. Inventive Note (14) (thermal energy), forming a "film" by the following reaction. Step 1: In the gas phase (g), by decomposing and desorbing TMVS in the organic copper molecule, forming a monovalent The intermediate product of copper oxide atoms (Cu(hfac)(g)) is adsorbed by the surface of the substrate 2 (a). 2Cu+1(hfac)(a)-&gt;2Cu+1(hfac)(g) + TMVS (g) f 2Cu+1 (hfac) (a) Step 2 · The two organic copper molecules on the surface of the adsorption substrate 2 are in contact with each other on the surface of the substrate 2. Therefore, the two organic copper molecules are used for unevenness. In the reaction, a reduced copper molecule Cu(s) is extracted and deposited to form a Cu thin film, and a reaction product which is oxidized to divalent is formed to be removed from the surface of the substrate 2 by a gas phase. 2Cu+1( Hfac)(a)—Cu(〇)(s)+Cu+2(hfac)2(g) The electronegativity of an organic copper molecule Cu(hfac) adsorbed on the surface of the substrate 2 by the above reaction is as before Similarly, the arithmetic mean of the constituent elements is 3.4. Therefore, the selection range M of the surface constituting the substrate 2 is based on the electronegativity relationship of SiO 2 in a non-selected range.

Al&lt;Si02&lt;Cu(hfac) = 1.5&lt;2.93&lt;3.24 因此選擇範圍A1和有機銅分子之間,依據電負度 關係,會從A1表面供給電子。因此增進了向美柄 ' 、】 附有機銅分子Cu(hfac)的效率。 ' 面及 1279860 五、發明說明(15) 表1所示是元素的電負度。 元素名 電負度 元素名 電負度 Μ 1.5 Μ) 1.8 12 Ta 1.5 Si 1.8 W 1.7 Q 1.6 〇 3.5 Μ 1.8 N 3.0 Cu 1.9 F 4.0 Τι 1.5 C 2.5Al&lt;Si02&lt;Cu(hfac) = 1.5&lt;2.93&lt;3.24 Therefore, between the selection range A1 and the organic copper molecules, electrons are supplied from the surface of A1 in accordance with the electronegativity relationship. Therefore, the efficiency of attaching the organic copper molecule Cu(hfac) to the US handle, is enhanced. ' Surface and 1279860 V. Description of invention (15) Table 1 shows the electronegativity of the element. Element name Electronegativity Element name Electronegativity Μ 1.5 Μ) 1.8 12 Ta 1.5 Si 1.8 W 1.7 Q 1.6 〇 3.5 Μ 1.8 N 3.0 Cu 1.9 F 4.0 Τι 1.5 C 2.5

在本實施形態1,藉由將上述的有機銅材料5的Cu(hfac TMVS加熱到約40。C,提高此Cu(hfac)TMVS的蒸氣壓氣體 後以氮氣W為載氣’將有機銅氣體(氣體化的有機銅 配圖一所不導入反應室1内。此時通過有機銅氣體的 = 室1的内壁,4 了避免抑制藉由吸附和凝 集有機銅氣體的提取,會保持約40〜60。C的溫度。 成膜條件為有機铜;i _ 氣流量28〇SCCM反 =^的厂供士給流量、載氣氮In the first embodiment, the organic copper gas is obtained by heating Cu (hfac TMVS of the above-mentioned organic copper material 5 to about 40 ° C, increasing the vapor pressure gas of the Cu (hfac) TMVS, and then using nitrogen gas W as a carrier gas'. (The gasified organic copper pattern is not introduced into the reaction chamber 1. At this time, the inner wall of the chamber 1 through the organic copper gas is prevented from being inhibited by the adsorption and adsorption of the organic copper gas, and is maintained at about 40~ The temperature of 60 ° C. The film forming conditions are organic copper; i _ gas flow 28 〇 SCCM reverse = ^ plant supply flow, carrier gas nitrogen

内的基板2之溫度m 壓力13心(1^)、反應室1 的Μ形成的配線圖宰上/行8分鐘的成膜。、结果在基板2 二氧化石夕^〇2)膜*且、成的其會=成膜厚16〇n_Cu薄膜。另外 可以確認的是在Cu配t j的表面上不會堆積&amp;薄膜, (leak)。 -線圖案間各形成獨立的電氣洩漏The temperature m of the substrate 2, the pressure 13 core (1^), and the wiring pattern formed by the enthalpy of the reaction chamber 1 were deposited on the film for 8 minutes. As a result, the film 2 on the substrate 2 is oxidized, and the film is formed into a film having a film thickness of 16 〇 n_Cu. In addition, it was confirmed that no &lt;film, (leak) was deposited on the surface of Cu with t j . - separate electrical leakage between the line patterns

第19頁 1279860 五、發明說明(16) 此外在本實施形態一,雖然將反應室1内的基板2之溫度 設為160 ° C,但是最理想的是將反應室1内的基板2之溫度設 為120 。 C〜190 。 C 。 這是當前述溫度低於120 ° C時,必須提高在前述成膜反 應時所必要的活性化能量(act i vat i on energy ),否則無法 進行良好的反應。而當超過190 ° C時,在前述成膜反應時所 必要的活性化能量變低了,不僅僅選擇範圍連非選擇範圍也 產生了上述反應,因而選擇性變低了。 如此一來形成基板51上的Cu配線圖案32的選擇範圍(A1) 之電負度Xs為1 · 5,不形成Cu配線圖案(32)的非選擇範圍 (Si〇2)之電負度χη約為2·93,為了形成Cu配線圖案(32)的有 機銅材料5之電負度Xm為3· 24。因此只要選擇滿足xs&lt;Xn&lt;xm 關係式的材料,就能藉由有機金屬材料的不均化反應而形成 Cu配線圖案(32)。 〜 實施形態二 在本發明的實施形態二是以Cu薄膜形成金屬配線之最佳 例子’具備薄膜電晶體55的顯示裝置,舉例說明關於主動矩 陣(active matrix)型的液晶顯示裝置50的元件侧基板51的 製作。 、 圖三以及圖四所示是液晶顯示裝置5〇。此外在圖三以及 圖四省略輔助容量而表示。 如圖三以及圖四所示液晶顯示裝置5〇具備有前後一對的 透明基板51,52、液晶層(未圖示)、晝素電極Μ、薄膜電晶 體(TFT: Thin Film TranSist〇r)55、掃描配線5/、信號曰酉曰己Page 19 1279860 V. Inventive Note (16) Further, in the first embodiment, although the temperature of the substrate 2 in the reaction chamber 1 is set to 160 ° C, it is most preferable to set the temperature of the substrate 2 in the reaction chamber 1 Set to 120. C~190. C. When the temperature is lower than 120 ° C, it is necessary to increase the activation energy (act i vat i on energy) necessary for the film formation reaction described above, otherwise a good reaction cannot be performed. On the other hand, when it exceeds 190 ° C, the activation energy necessary for the film formation reaction described above becomes low, and the above reaction is produced not only in the range of selection but also in the non-selection range, so that the selectivity is lowered. Thus, the electronegativity Xs of the selection range (A1) of the Cu wiring pattern 32 formed on the substrate 51 is 1.25, and the electronegativity χη of the non-selected range (Si〇2) of the Cu wiring pattern (32) is not formed. It is about 2.93, and the electronegativity Xm of the organic copper material 5 for forming the Cu wiring pattern (32) is 3.4. Therefore, as long as a material satisfying the relationship of xs &lt; Xn &lt; xm is selected, the Cu wiring pattern (32) can be formed by the heterogeneous reaction of the organometallic material. EMBODIMENT 2 In the second embodiment of the present invention, a display device including a thin film transistor 55 is a preferred example of forming a metal wiring by a Cu thin film, and an element side of an active matrix type liquid crystal display device 50 is exemplified. Fabrication of substrate 51. FIG. 3 and FIG. 4 show a liquid crystal display device 5〇. Further, it is indicated by omitting the auxiliary capacity in Fig. 3 and Fig. 4. As shown in FIG. 3 and FIG. 4, the liquid crystal display device 5A includes a pair of front and rear transparent substrates 51 and 52, a liquid crystal layer (not shown), a halogen electrode, and a thin film transistor (TFT: Thin Film TranSist). 55, scan wiring 5 /, signal 曰酉曰

1279860 五、發明說明(17) 線57、掃描配線端子58、信號i線端子59以及對向電極㈣ 等。 前後-對的透明基板51’52例如可以利用一對的玻璃基 板。以下將透明基板51,52稱為玻璃基板。這此玻璃基板51, 5 2是以未圖示框狀的密封材料(s e a丨)所接合。—液晶層是設置 於以一對的玻璃基板51,52間的密封材料所圍 如圖四所示一對的玻璃基板51 夕由从 取敬bl,52之中的一個玻璃基板, 例如在後侧的玻璃基板(元件侧基板)5 i的内面設置有透明的 複數畫素電極54、複數的薄膜電晶體55 '掃描配、 配線57、複數的掃描配線端子58、複數的信號配線端子^二 畫素電極54是在行列方向以矩陣狀設計。 5各和複數的晝素電極54電連接。掃描配線56/及?二 57和薄膜電晶體5 5電連接。複數的掃描配線端子“以及複 數的彳§唬配線端子5 9各在基板51的一端邊緣部以及一侧邊緣 部形成 f 掃描配線5 6各沿著畫素電極5 4的行而設置。這些掃描配 線=的一端各連接於設置在後侧基板51的一侧邊緣&amp;之複數 的掃描配線端子58。而複數的掃描配線端子58各連接於信號 驅動電路60。 ' 〇 另外#號配線5 7各沿著畫素電極5 4的列而設置。這些信 號配線57的一端各連接於設置在後側基板51的一端邊緣 複數的信號配線端子5 9。而複數的信號配線端子5 9各連接於 晝像信號電路61。 、 另一個玻璃基板的前侧的玻璃基板(對向基板)52的内面 1279860 五、發明說明(18) 設置有對向於複數畫素電極54的一牧膜狀透明的對向電極 6 2 另外也可以在前側的玻璃基板5 2的内面,複數的晝素電 極54和對向電極62互相地對向的複數畫素部,而對應該複數 的畫素部設置彩色濾光片。另外也可以在前側的玻璃基板5 2 的内面,對應前述的晝素部之間的範圍設置遮光膜。 在一對的玻璃基板51,52的外側,設置著未圖示的偏光 板。另外在透過型的液晶顯示裝置5〇之中,在後侧的玻璃基 板5 1的後側0又置耆未圖不的面光源。此外液晶顯示襄置$ 〇可 以是反射型或是半透過反射型。 圖四所示是本實施形態二的液晶顯示裝置的薄膜電晶體 55附近的斷面圖。 2 2是S i 02組成的緩衝層、2 3是複晶矽 (Poly - Si:p〇lysiiicon)膜、26是源極範圍、27是汲極範 圍、28是通道範圍、24是Si 02組成的閘極絕緣膜、25是A1組 成的閘極電極、29是Si02組成的層間絕緣膜、40是薄膜電晶 體55的源極範圍26和晝素電極54連接的電氣配線、31是TiN 組成的配線圖案、32是Cu配線圖案。 以下說明本實施形態二的薄膜電晶體之製造工程。本實 施形態二的薄膜電晶體是如圖五(a )〜(e)所示的工程所製 作。 首先如圖五(a)所示,在絕緣性基板的玻璃基板51上形 成一氧化石夕(S i 〇2 )膜做為緩衝層2 2。緩衝層2 2的膜厚是例如 膜厚150 nm。在此緩衝層22上,於基板溫度430。C藉由減壓 CVD法,形成膜厚8〇nm的非晶矽(a-Si )膜。接著對於形成的1279860 V. DESCRIPTION OF INVENTION (17) Line 57, scanning wiring terminal 58, signal i line terminal 59, counter electrode (four), and the like. The front-rear-pair transparent substrate 51'52 can utilize, for example, a pair of glass substrates. Hereinafter, the transparent substrates 51, 52 are referred to as glass substrates. These glass substrates 51 and 52 are joined by a sealing material (s e a ) which is not shown in a frame shape. - the liquid crystal layer is disposed on a pair of glass substrates 51, 52 surrounded by a sealing material as shown in FIG. 4, a pair of glass substrates 51, from one of the glass substrates 51, such as in the latter The inner surface of the side glass substrate (element side substrate) 5 i is provided with a transparent complex pixel electrode 54, a plurality of thin film transistors 55 'scanning, wiring 57, a plurality of scanning wiring terminals 58, and a plurality of signal wiring terminals. The pixel electrodes 54 are designed in a matrix in the row and column direction. 5 and each of the plurality of halogen electrodes 54 are electrically connected. Scan wiring 56/ and? The two 57 and the thin film transistor are electrically connected. A plurality of scanning wiring terminals "and a plurality of wiring terminals 59 are formed at one end edge portion and one side edge portion of the substrate 51, and f scanning wirings 56 are formed along each row of the pixel electrodes 54. These scannings are provided. One end of the wiring = is connected to a plurality of scanning wiring terminals 58 provided at one side edge &amp; of the rear substrate 51. The plurality of scanning wiring terminals 58 are each connected to the signal driving circuit 60. ' 〇 Additional # wiring 5 7 Each of the signal wirings 57 is connected to a signal wiring terminal 59 provided at one end edge of the rear substrate 51. The plurality of signal wiring terminals 59 are connected to each other. The image signal circuit 61. The inner surface 1279860 of the glass substrate (opposing substrate) 52 on the front side of the other glass substrate. 5. The invention (18) is provided with a film-like transparency opposite to the plurality of pixel electrodes 54. The counter electrode 6 2 may have a plurality of pixel portions on the inner surface of the glass substrate 52 on the front side, a plurality of pixel electrodes 54 and the counter electrode 62 facing each other, and color filters corresponding to the plurality of pixel portions. Light Further, a light shielding film may be provided on the inner surface of the glass substrate 5 2 on the front side so as to correspond to the range between the above-described halogen portions. A polarizing plate (not shown) is provided outside the pair of glass substrates 51 and 52. Further, in the transmissive liquid crystal display device 5, a surface light source (not shown) is placed on the rear side 0 of the rear glass substrate 51. Further, the liquid crystal display device may be reflective or semi-transmissive. Fig. 4 is a cross-sectional view showing the vicinity of a thin film transistor 55 of the liquid crystal display device of the second embodiment. 2 2 is a buffer layer composed of S i 02, and 23 is a polycrystalline silicon (Poly - Si: p 〇lysiiicon) film, 26 is the source range, 27 is the drain range, 28 is the channel range, 24 is the gate insulating film composed of Si 02, 25 is the gate electrode composed of A1, and 29 is the interlayer insulating film composed of SiO 2 40 is a source line 26 of the thin film transistor 55 and an electric wiring connected to the halogen electrode 54, 31 is a wiring pattern of TiN composition, and 32 is a Cu wiring pattern. The manufacturing process of the thin film transistor of the second embodiment will be described below. The thin film transistor of the second embodiment is as shown in FIG. 5(a)~ e) The engineering shown is shown. First, as shown in Fig. 5 (a), a monohydrate (S i 〇 2 ) film is formed on the glass substrate 51 of the insulating substrate as the buffer layer 2 2 . The film thickness of 2 is, for example, a film thickness of 150 nm. On the buffer layer 22, an amorphous germanium (a-Si) film having a film thickness of 8 nm is formed by a reduced pressure CVD method at a substrate temperature of 430 ° C. Forming

第22頁 1279860Page 22 1279860

a-S_i膜利用準分子雷射光的雷射退火(丨“” anneaung), 、行…a曰化。由此形成複晶矽(p〇ly —Si)膜。就為了得到複 晶石夕膜的結晶化工程而t,也可以藉由約_。C的熱退火, 利用固相成長工程進行結晶化。接著對於所得到的複晶矽 膜,利用旋塗(spin coat)法塗布感光性樹脂的光阻。所以 利用微影工程進行光阻膜(resist —fUm)的曝光和顯像,使 得形成規定的島狀。藉由利用CF4氣體的乾蝕刻(dry etching/法,形成如圖五(a)所示島狀的複晶矽膜23。 接著對包含島狀的複晶矽膜23的玻璃基板51,全面性的 將31〇2膜組成的閘極絕緣膜24形成膜厚1〇〇11111。此成膜是以 TE0S(Tetraethyl Orthosilicate)為原料,利用電漿cvd法 進行。此外並不進行閘極絕緣膜2 4的圖案化 (patterning)(省略圖示)。 接著為了形成閘極電極,利用濺擊法將“膜成膜。利用 微影法以及蝕刻法,將A1膜加工,形成如圖五(1))所示的閘 極電極25。將此閘極電極25做為遮罩,對複晶矽膜23摻雜 (doping)例如磷(P)的雜質33。藉由將此閘極電極託做為遮 罩,使彳于雜質注入閘極電極2 5下部以外的複晶矽膜2 3之中。 由此形成自我整合型的源極範圍26以及汲極範圍27。另外注 入雜質之後,進行活性化處理。如此一來形成如圖五“)所 示不會導入型的源極和汲極範圍26, 2?以及雜質的通 28。 接著將膜厚300nm的Si〇2膜利用電漿CVD法進行堆積如 圖五(c )所示形成層間絕緣膜2 9。接著繼續利用微影法以及The a-S_i film utilizes laser annealing of excimer laser light (丨"" anneaung), a... Thus, a polycrystalline germanium (p〇ly-Si) film was formed. In order to obtain the crystallization process of the crystallization film, t can also be obtained by about _. Thermal annealing of C is carried out by solid phase growth engineering. Next, with respect to the obtained polycrystalline germanium film, the photoresist of the photosensitive resin was applied by a spin coating method. Therefore, the exposure and development of the photoresist film (resist-fUm) is performed by lithography, so that a predetermined island shape is formed. By dry etching using CF4 gas (dry etching method), an island-shaped polycrystalline germanium film 23 as shown in Fig. 5 (a) is formed. Next, the glass substrate 51 including the island-shaped polycrystalline germanium film 23 is comprehensive. The gate insulating film 24 composed of a 31 〇 2 film is formed to have a film thickness of 1 〇〇 11111. This film formation is performed by using a TEVS (Tetraethyl Orthosilicate) as a raw material by a plasma cvd method. Further, the gate insulating film 2 is not provided. Patterning of 4 (not shown). Next, in order to form a gate electrode, a film is formed by a sputtering method. The A1 film is processed by a lithography method and an etching method to form a film as shown in Fig. 5 (1). The gate electrode 25 is shown. This gate electrode 25 is used as a mask, and the polysilicon film 23 is doped with impurities such as phosphorus (P) 33. By using this gate electrode carrier as The mask is implanted into the polysilicon film 2 3 other than the lower portion of the gate electrode 25. The self-integrating source region 26 and the drain region 27 are formed, and after the impurity is implanted, activation is performed. Processing. Thus, the source and drain ranges 26, 2? which are not introduced as shown in Fig. 5) are formed. 28 through quality. Next, a Si 2 film having a thickness of 300 nm was deposited by a plasma CVD method to form an interlayer insulating film 29 as shown in Fig. 5 (c). Continue to use lithography and

五、發明說明(20) 蝕刻法將前述源極和汲極範圍26,2 7上 及閘極絕緣膜24除去。如此一來形成=間絕緣膜29以 源極和汲極範圍26, 27的接觸洞(c〇nU C所示的達到 接觸洞30内以及層間絕緣膜29的上 e)30。接著在 鈦(TiN)膜。所以利用微影法覆蓋在、f20〇nm的氮化 配線部份,形成光阻膜。之後利用餘刻及所要的— 的ΤιΝ膜組成的配線圖案31。 圖五(d)所不 接著使用如圖一所示的Cu 一 cvd鞋罢二l ”備薄膜電晶體5 5的基板2 i上進行c:的選二】(d)。所示的 洞30以及其週邊形成的ΠΝ膜組成上圖案31 之電負度疋2.5。另外和Si〇2膜組成的層間絕緣 機銅材料5的(:11(}11^(:)丁^^8的電負度關係是、、V. INSTRUCTION OF THE INVENTION (20) The source and drain ranges 26, 27 and the gate insulating film 24 are removed by an etching method. In this way, the contact hole 29 of the source and drain regions 26, 27 is formed by the contact hole (the level of the contact hole 30 and the upper layer of the interlayer insulating film 29) 30 shown by c〇nU C . This is followed by a titanium (TiN) film. Therefore, the nitriding film portion of f20 〇 nm is covered by the lithography method to form a photoresist film. Then, the wiring pattern 31 composed of the ruthenium and the desired Τ Ν film is used. Figure 5 (d) does not use the Cu-cvd shoe as shown in Figure 1. The substrate 2i of the thin-film transistor 5 5 is subjected to the selection of c: (d). The hole 30 is shown. And the yttrium film formed on the periphery thereof constitutes the electronegativity 疋2.5 of the pattern 31. In addition, the interlayer insulating machine composed of the Si〇2 film is made of copper (5:}11^(:) ^^^8 Degree relationship is,

TiN&lt;Si02&lt;Cu(hfac) = 2. 5&lt;2. 93&lt;3.24 此導入基板2 1上的有機銅分子會優先的吸附在配線圖案 31上所以導入基板21上的有機銅分子由於前述的不均化反 應而起分解反應。如此一來如圖五所示的在配線圖案31 上選擇的形成Cu配線圖案32。 旦成膜條件為有機銅材料5的供給流量〇· 〇〇8g/min、載氣 流量5^SCCM、成膜壓力266Pa(2T〇rr)、基板溫度17〇。c,進 打15分鐘的成膜。此時會形成膜厚約2〇〇ηιη的⑶配線圖案 32 °另外在層間絕緣膜29上沒有看見堆積的Cu薄膜,不能確 認的是在Cu配線圖案32間的洩漏(]^81〇。 1279860TiN&lt;Si02&lt;Cu(hfac) = 2. 5&lt;2. 93&lt;3.24 The organic copper molecules on the introduction substrate 21 are preferentially adsorbed on the wiring pattern 31, so the organic copper molecules introduced onto the substrate 21 are not as described above. The homogenization reaction starts the decomposition reaction. Thus, the Cu wiring pattern 32 selected on the wiring pattern 31 as shown in FIG. 5 is formed. The film formation conditions were a supply flow rate of the organic copper material 5 of 〇〇·8 g/min, a carrier gas flow rate of 5^SCCM, a film formation pressure of 266 Pa (2T〇rr), and a substrate temperature of 17 Å. c, enter the film for 15 minutes. At this time, a (3) wiring pattern having a film thickness of about 2 〇〇 ηηη was formed, and a Cu film deposited on the interlayer insulating film 29 was not observed, and leakage between the Cu wiring patterns 32 was not confirmed.

如上所述幵&gt; 成基板51上的Cu配線圖案32的選擇範圍而構 成該選擇範圍的TiN組成的配線圖案31之材料之電負度Xs是 2· 5。不形成Cu配線圖案32的非選擇範圍之^〇2之電負&quot;度 、、、勺疋2·93為了形成Cu配線圖案32的有機銅材料5之電負度 X^n為3· 24。因此只要選擇滿足xs&lt;Xn&lt;Xm關係式的材料,就能 藉由有機金屬材料的不均化反應而形成⑸配線圖案32。 也就是說藉由本實施形態二的方法,就能在元件側基板 51的一個面上,選擇的形成信號配線57以及薄膜電晶體^和 畫素電極54連接的電氣配線4〇。 此外在實施形態二,是如同實施形態一利用Cu薄膜,選_ 擇的形成信號配線57以及薄膜電晶體55和晝素電極54連接的 電氣配線40,掃描配線56同樣也能利用Cu薄膜選擇的形成。 如上所述,本實施形態一,二的金屬配線之形成方法的 特徵是在選擇範圍中選擇性的形成金屬配線之形成方法,將 f成前述選擇範圍的材料之電負度設為“,至少在前述選擇 範圍的附近,不形成前述金屬配線的非選擇範圍,並將構成 該非選擇範圍的材料之電負度設為χη,以及將為了形成前述 金屬配線的有機金屬材料的電負度設為Xm,各電負度是 X^&lt;、Xn&lt;Xm的關係。(申請專利範圍第i項)另外其特徵是藉由籲 則述有機金屬材料的不均化反應而形成前述金屬配線(申請 專利範,第2項)另外其特徵是藉由使用前述有機金屬材料 的化學乳相成長法和Cu薄膜而形成前述的金屬配線。(申請 專利範圍第3項) 亦即藉由選擇這些材料,使得滿足Xs&lt;Xn&lt;Xm的關係式,As described above, the electronegativity Xs of the material of the wiring pattern 31 of the TiN composition of the selected range is selected to be 2.5 in the selection range of the Cu wiring pattern 32 on the substrate 51. The electronegativity of the non-selected range of the Cu wiring pattern 32 is not formed, and the electronegativity X^n of the organic copper material 5 for forming the Cu wiring pattern 32 is 3·24. . Therefore, as long as a material satisfying the relationship of xs &lt; Xn &lt; Xm is selected, the wiring pattern 32 can be formed by the uneven reaction of the organic metal material. In other words, by the method of the second embodiment, the signal wiring 57 and the electric wiring 4 connected to the thin film transistor and the pixel electrode 54 can be selected on one surface of the element side substrate 51. Further, in the second embodiment, as in the first embodiment, the wiring wiring 57 and the thin film transistor 55 and the halogen electrode 54 are connected by the Cu thin film, and the scanning wiring 56 can also be selected by the Cu thin film. form. As described above, the method of forming the metal wiring according to the first and second embodiments is characterized in that the method of forming the metal wiring is selectively formed in the selected range, and the electronegativity of the material having the f selected range is "at least" In the vicinity of the aforementioned selection range, the non-selection range of the metal wiring is not formed, and the electronegativity of the material constituting the non-selection range is set to χη, and the electronegativity of the organic metal material for forming the metal wiring is set to Xm, each electronegativity is a relationship of X^&lt;, Xn&lt;Xm. (Patent application item i) is additionally characterized by forming the aforementioned metal wiring by calling the heterogeneous reaction of the organometallic material (application Patent Model (No. 2) is additionally characterized in that the aforementioned metal wiring is formed by using the chemical emulsion phase growth method of the above-described organometallic material and the Cu thin film. (Patent Patent No. 3), that is, by selecting these materials, So that the relationship of Xs&lt;Xn&lt;Xm is satisfied,

第25頁 1279860 五、發明說明(22) 可以對選擇範圍優先的吸附成膜種的有機金屬材料。 專利範圍第丨項)另外藉由對選擇範圍優先的吸附有機金屬材 料,可以在選擇範圍優先的進行有機金屬材料。的不均化反 應。(申請專利範圍第2項)另外藉由選擇性良好的化學氣相 成膜法,可以實現Cu薄膜的選擇成膜。(申請專利範圍 項)另外藉由使用化學氣相成長法(CVD法)以形成金 構成金屬配線,藉由上述不同的電負度,利用吸附有機金屬 材料的差異,可以進行選擇成膜。另外不必使用困難的蝕刻 法,就能夠得到低阻抗性、優越的耐遷移性的Cu等組 線。(申請專利範圍第3項) ' 也就是說利用本實施形態一,二的金屬配線之形成方法, 必使用氫等等的還原性氣體,藉由有機金屬材料的不均化反 應,就能夠在玻璃基板上選擇的形成Cu薄膜組成的金 線0 另外其特徵是構成上述選擇範圍的材料至少包含A ^、Page 25 1279860 V. INSTRUCTIONS (22) It is possible to preferentially adsorb organic metal materials of film-forming species. In addition to the selective adsorption of organometallic materials, the organometallic materials can be preferentially selected in the selected range. The uneven response. (Patent No. 2 of the patent application) In addition, a selective film formation method of a Cu film can be realized by a chemical vapor deposition method with good selectivity. (Patent Application) Further, by forming a metal wiring by using a chemical vapor phase growth method (CVD method), it is possible to selectively form a film by utilizing the difference in the adsorption electron metal material by the above different electronegativity. Further, it is possible to obtain a wiring such as Cu having low resistance and excellent migration resistance without using a difficult etching method. (Patent No. 3 in the patent application scope) In other words, in the method of forming the metal wiring according to the first and second embodiments, a reducing gas such as hydrogen or the like can be used, and by the heterogeneous reaction of the organic metal material, The gold wire 0 formed by forming the Cu film selected on the glass substrate is further characterized in that the material constituting the above selection range contains at least A ^,

Ti、Ta、W、Si之其中一種元素的導電性材料。(申請專利 圍第4項)而構成非選擇範圍的材料為Μ%、或是η 〇等 等氧化物或是氮化物所組成的絕緣性材料。(申請專利圍 第5, 6項)如此一來利用在選擇範圍表面之有機金屬材料^的 遷移:可以促進不均化反應。也就是說可以提供高選擇性形 成Cu薄膜所組成的金屬配線的方法。 另外如此一來,不必使用蝕刻法,就能夠得到低阻抗 且優越的耐遷移性的Cu所組成的配線。也就是說以lsi及 ULSI為代表性的半導體元件和以液晶顯示裝置為代表的顯示A conductive material of one of Ti, Ta, W, and Si. The material that constitutes the non-selection range (application for patent 4) is an insulating material composed of oxides or nitrides such as Μ% or η〇. (Applicant Patent Sections 5 and 6) In this way, the migration of the organometallic material on the surface of the selected range can be utilized: the unevenness reaction can be promoted. That is to say, a method of forming a metal wiring composed of a Cu thin film with high selectivity can be provided. In addition, it is possible to obtain a wiring composed of Cu having low impedance and excellent migration resistance without using an etching method. That is, a semiconductor element typified by lsi and ULSI and a display represented by a liquid crystal display device

第26頁 1279860 五、發明說明(23) 裝置’能夠提供優越特性的Cu所組成的配線。另外由於可以 只在必要部分形成CU配線,所以能夠改善成膜所必需的成膜 材料Cu的利用效率。因此可以削減材料成本和簡化工程,而 提供形成C u配線的方法。 藉由上述的實施形態二,形成顯示裝置的方法具備有複 數的矩陣狀設計的晝素電極、複數的薄膜電晶體各連接前述 複f的畫素電極和複數的掃描配線以及信號配線用以驅動前 述薄膜電晶體,而其特徵是形成前述掃描配線以及信號配線 ^中至少一種的配線之選擇範圍,並將構成該選擇範圍的材 ^之電負度設為Xs,不形成前述配線的非選擇範圍並將構成 該非選擇範圍的材料之電負度設為Χη,以及將為了形成前述 =線的有機金屬材料的電負度設為Xm,各電負度是Xs&lt;Xn&lt;Xm 的關係。(申請專利範圍第7項) 另外其特徵是前述薄膜電晶體和畫素電極是藉由電氣配 :^接,而且形成前述電氣配線的選擇範圍並將構成該選擇 的材料之電負度設為Xs,不形成前述電氣配線的非選擇 ^ 1並將構ΐ在該非選擇範圍的材料之電負度設為Xn,以及 時、I形成础述電氣配線的有機金屬材料的電負度設為Xm 、,各電負度是Xs&lt;Xn&lt;Xm的關係。(申請專利範圍第8項) 等望是說可以對形成掃描配線、信號配線以及電氣配線 -己線的選擇範圍優先的吸附成膜種的有機金屬材料。 之有徵是前述有機金屬材料是CU或是包仏的合金 形成ίΐϊί料以及藉由前述有機金屬材料的不均化反應而 成刖述知描配線、信號配線以及電氣配線之中至少一種的Page 26 1279860 V. INSTRUCTIONS (23) Device A wiring that can provide Cu with superior characteristics. Further, since the CU wiring can be formed only in the necessary portion, the utilization efficiency of the film-forming material Cu necessary for film formation can be improved. Therefore, it is possible to reduce the material cost and simplify the engineering, and provide a method of forming the Cu wiring. According to the second embodiment, the method for forming a display device includes a plurality of matrix-shaped halogen electrodes, a plurality of thin film transistors each connected to the pixel electrode of the complex f, a plurality of scanning wirings, and signal wiring for driving The thin film transistor is characterized in that a selection range of wirings for forming at least one of the scan wiring and the signal wiring is formed, and an electronegativity of the material constituting the selection range is set to Xs, and non-selection of the wiring is not formed. The range is such that the electronegativity of the material constituting the non-selection range is Χη, and the electronegativity of the organometallic material for forming the above-mentioned = line is Xm, and each electronegativity is a relationship of Xs &lt; Xn &lt; Xm. (Patent No. 7 of the patent application) Further characterized in that the thin film transistor and the pixel electrode are electrically connected, and the selection range of the electric wiring is formed and the electronegativity of the material constituting the selection is set to Xs, the non-selection of the above-mentioned electric wiring is not formed, and the electronegativity of the material in the non-selected range is set to Xn, and the electronegativity of the organic metal material forming the electric wiring is set to Xm. The respective electronegativity is the relationship of Xs &lt; Xn &lt; Xm. (Application No. 8 of the patent application) It is said that it is possible to form an organic metal material which adsorbs a film-forming species with priority in selecting a scanning wiring, a signal wiring, and an electric wiring-self-selection range. The above-mentioned organometallic material is an alloy of CU or a ruthenium, and at least one of a known wiring, a signal wiring, and an electric wiring is formed by the uneven reaction of the organic metal material.

12798601279860

配線。(申請專利範圍第9項) 如此一來不使用氫等等的還原性氣體, 擇的形成低阻抗性、良好的耐遷移性的掃:11而可以選 線。 遲刃神描配線、信號配 另外因為不必使用嵌入法和濺擊法,所以簡化 也不必將Cu溥膜在基板全面地成膜,總之不 分。也就是說可以簡翠又便宜的製造具有低而二不^ 耐遷移性的掃描配線、信號配線之顯示裝置。 又的 另外Cu薄膜可以在1T〇rr〜2T〇rr的成膜壓力下形成,也就是 和上述日本的特開平5-94970號公報所公開的技術比較,^ ^ 降低減壓設備等等的成本,簡單又便宜的製造顯示裝置’。' 如此一來透過本發明,不必使用氫等等的還原性氣體,而 且可以提供一金屬配線之形成方法,選擇的形成低阻抗性、 良好的耐遷移性的配線。 此外依據本發明的實施形態做了具體的說明,但是本發 明並不限於上述的實施形態,只要在不偏離重點之下,當然可 以有各種的變更。 產業上的利用可能性 本發明的金屬配線之形成方法是可以利用於以LSI及 ULSI為代表性的半導體裝置和以液晶顯示裝置為代表的顯示 裝置之金屬配線。 本發明的顯示裝置之製造方法可以利用於使用液晶顯示 裝置和有機EL或是無機EL的製造。Wiring. (Application No. 9 of the patent application) In this way, a reducing gas having a low resistance and a good migration resistance can be selected without using a reducing gas such as hydrogen or the like. Even if the embedding method and the splash method are not necessary, it is not necessary to simplify the film formation of the Cu film on the substrate, and it is not necessary. In other words, it is possible to manufacture a display device having scan wiring and signal wiring having low and non-migration resistance. Further, the Cu film can be formed at a film formation pressure of 1T 〇rr to 2T rr, that is, the cost of the pressure reducing device or the like is reduced as compared with the technique disclosed in Japanese Laid-Open Patent Publication No. Hei 5-94970. Simple and inexpensive manufacturing of display devices'. According to the present invention, it is not necessary to use a reducing gas such as hydrogen, and a method of forming a metal wiring can be provided, and a wiring having low resistance and good migration resistance can be selected. Further, the embodiments of the present invention have been specifically described. However, the present invention is not limited to the above-described embodiments, and various modifications may be made without departing from the scope of the invention. Industrial Applicability The metal wiring of the present invention can be used for a metal wiring including a semiconductor device represented by LSI and ULSI and a display device represented by a liquid crystal display device. The method of manufacturing a display device of the present invention can be utilized for the production using a liquid crystal display device and an organic EL or an inorganic EL.

第28頁 1279860 圖式簡單說明 第一圖係本發明的實施形態一中所提到的Cu化學氣相成膜裝 置的概略構成圖。 第二圖係本發明中藉由Cu有機金屬材料造成堆積反應的概略 圖。 第三圖係本發明的實施形態二中所提到的液晶顯示裝置的一 部分之平面圖。 第四圖係第三圖的液晶顯示裝置的薄膜電晶體附近的斷面 圖。 第五圖係第四圖的薄膜電晶體的製造方法的工程斷面圖。 元件符號說明 2、51、5 2 基板 4 液體 6 流量計 8 氣體導入部 10氮氣 2 3複晶碎膜 2 5 閑極電極 2 7汲極範圍 2 9層間絕緣膜 3 1 配線圖案 4 0 電氣配線 (顯示裝置)54晝素電極 1 反應室 3 平台原料槽 5 有機金屬材料 7 氣化器 9 氣體排出部 2 2 緩衝層 24 閘極絕緣膜 2 6 源極範圍 28通道範圍 3 0 接觸洞 3 2 Cu配線圖案 5 0液晶顯示裝置Page 28 1279860 Brief Description of the Drawings The first drawing is a schematic configuration diagram of a Cu chemical vapor deposition apparatus referred to in the first embodiment of the present invention. The second drawing is a schematic view of the deposition reaction by the Cu organometallic material in the present invention. The third drawing is a plan view of a part of the liquid crystal display device mentioned in the second embodiment of the present invention. The fourth drawing is a cross-sectional view of the vicinity of the thin film transistor of the liquid crystal display device of the third drawing. The fifth drawing is an engineering sectional view of a method of manufacturing a thin film transistor of the fourth drawing. Element symbol description 2, 51, 5 2 Substrate 4 Liquid 6 Flow meter 8 Gas introduction part 10 Nitrogen 2 3 Polycrystalline film 2 5 Isopole electrode 2 7 Dipole range 2 9 interlayer insulating film 3 1 Wiring pattern 4 0 Wiring (display device) 54 halogen electrode 1 reaction chamber 3 platform material tank 5 organic metal material 7 gasifier 9 gas discharge portion 2 2 buffer layer 24 gate insulating film 2 6 source range 28 channel range 3 0 contact hole 3 2 Cu wiring pattern 50 liquid crystal display device

第29頁 1279860 圖式簡單說明 5 5薄膜電晶體 5 7 信號配線 5 9信號配線端子 6 1畫像信號電路 5 6掃描配線 5 8掃描配線端子 6 0信號驅動電路 6 2 電極Page 29 1279860 Brief description of the diagram 5 5 thin film transistor 5 7 Signal wiring 5 9 signal wiring terminal 6 1 image signal circuit 5 6 scanning wiring 5 8 scanning wiring terminal 6 0 signal driving circuit 6 2 electrode

第30頁Page 30

Claims (1)

1279860 修正 年月日修(更)正本 法,飞___特徵趸 _ 案號 92109411 「一____ 0^^ {\ 六、申請專利範圍 1 . 一種金屬配線之形 在選擇範圍中選擇性的形成金屬配線; 將構成前述選擇範圍的材料之電負度 (electronegativity)設為 xs; 至少在前述選擇範圍的附近’不形成前述金屬配 選擇範圍,並將構成該非選擇範圍的材 =非 Xm將述:屬Γ線的有機金屬材料的電負度設為 入m,各電負度疋xs&lt;xn&lt;Xm的關係。 q 2·如申請專利範圍第丨項記載之金屬配線之形成斗, 特徵是藉由有機金屬材料的不均化反應 ^ ldiSPr〇P〇rti〇nation)而形成前述金ί配線。 枯^申ΐ專利範圍第1項記載之金屬配線之幵彡赤古、土甘 寺徵是藉由使用前述有機金屬材料的化與々二、,八 Cu薄膜形成前述的金屬配線。 予乳相成長法和 4 ·如申請專利範圍第l、2 3 Jg印 — 方法,其特徵是構成、围 金屬配線之形成 5·如申請專利範圍第!、2或是】項::成的導電性材料。 方法,其特微畀播屮、,, 、°载之金屬配線之形成 -氮化物所組成的絕緣丨圍的材料為氧化物或 6甘如申請專利範圍第5項記 s 叫、Si3N4或是Al2〇。見化物所組成的絕緣性材料是 弟31頁 !2798601279860 Amendment of the year and month to repair (more) the original method, fly ___character 趸 _ case number 92190011 "一____ 0^^ {\ VI. Patent application scope 1. A metal wiring shape is selective in the selection range Forming a metal wiring; setting an electronegativity of a material constituting the aforementioned selection range to xs; at least in the vicinity of the aforementioned selection range, 'the aforementioned metal matching range is not formed, and the material constituting the non-selected range=non-Xm Note: The electronegativity of the organometallic material belonging to the rifling is set to m, and the relationship of each electrical negative 疋xs &lt;xn&lt;Xm. q 2·Formation of metal wiring as described in the scope of the patent application, characteristics The above-mentioned gold wiring is formed by the heterogeneous reaction of the organic metal material (ldiSPr〇P〇rti〇nation). The metal wiring of the first paragraph of the patent scope of the patent application is the Chigu and the Tugan Temple. The metal wiring is formed by using the above-mentioned organometallic material and the bismuth, octa-Cu film. The pre-milk phase growth method and the fourth embodiment of the invention are characterized in that the composition is Peripheral metal Formation of the line 5. As claimed in the scope of the patent!, 2 or 】:: a conductive material. The method, the special micro-casting,,,, the formation of metal wiring - the formation of nitride The insulating material is oxide or 6 as in the fifth paragraph of the patent application scope, Si3N4 or Al2〇. The insulating material composed of the compound is the 31st page! 279860 修正 一,顯示裝置之製造方法,其特徵是: 、複數的矩陣狀設計的晝素電極在選择的範圍選擇性形 成金屬配線; ^复數的薄膜電晶體Film Transistor)各連接前 述複數的晝素電極; 一複數的掃描配線以及信號配線用以驅動前述薄膜電晶 體; 形成前述掃描配線以及信號配線之中至少一種的配線之 選擇範圍,並將構成該選擇範圍的材料之電負度設為Amendment 1 is a manufacturing method of a display device, characterized in that: a plurality of matrix-shaped halogen electrodes are selectively formed in a selected range to form a metal wiring; ^ a plurality of thin film transistors (Film Transistor) each connecting the plurality of halogens An electrode; a plurality of scanning wires and signal wires for driving the thin film transistor; forming a selection range of wirings of at least one of the scanning wiring and the signal wiring, and setting an electrical confinement of a material constituting the selection range to Xs ; 不形成前述配線的非選擇範圍並將構成該非選擇範圍的 材料之電負度設為χη ;以及 將為了形成前述配線的有機金屬材料的電負度設為Xm, 各電負度是X s &lt; X η &lt; X in的關係。 8 ·如申睛專利範圍第7項記載之顯示裝置之製造方法,其 特徵是:Xs ; the non-selection range of the aforementioned wiring is not formed and the electronegativity of the material constituting the non-selection range is set to χη; and the electronegativity of the organic metal material for forming the wiring is set to Xm, and each electronegativity is X s &lt; X η &lt; X in relationship. 8. The method of manufacturing a display device according to item 7 of the scope of the patent application, characterized in that: 前述薄膜電晶體和畫素電極是藉由電氣配線連接,而且 形成前述電氣配線的選擇範圍並將構成該選擇範圍的材 料之電負度設為Xs ; 不形成前述電氣配線的非選擇範圍並將構成在該非選擇 範圍的材料之電負度設為Χη ;以及 將為了形成前述電氣配線的有機金屬材料的電負度設為 又111,各電負度是13&lt;111&lt;1111的關係。 9 ·如申請專利範圍第8項記載之顯示裝置之製造方法,其The thin film transistor and the pixel electrode are connected by electric wiring, and the selection range of the electric wiring is formed, and the electronegativity of the material constituting the selection range is set to Xs; the non-selection range of the electric wiring is not formed and The electronegativity of the material constituting the non-selected range is Χη; and the electronegativity of the organic metal material for forming the electric wiring is set to 111, and the respective electronegativity is 13 &lt; 111 &lt; 1111. 9. The method of manufacturing a display device according to claim 8, wherein 第32頁 1279860Page 32 1279860 第33頁Page 33
TW092109411A 2002-05-14 2003-04-22 Method for forming metal wiring and method for manufacturing display device TWI279860B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2002137985 2002-05-14

Publications (2)

Publication Number Publication Date
TW200306629A TW200306629A (en) 2003-11-16
TWI279860B true TWI279860B (en) 2007-04-21

Family

ID=29544872

Family Applications (1)

Application Number Title Priority Date Filing Date
TW092109411A TWI279860B (en) 2002-05-14 2003-04-22 Method for forming metal wiring and method for manufacturing display device

Country Status (3)

Country Link
KR (1) KR20030088856A (en)
CN (1) CN1306588C (en)
TW (1) TWI279860B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100374948C (en) * 2005-06-02 2008-03-12 友达光电股份有限公司 Copper conducting wire structure and mfg. method thereof

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS594970A (en) * 1982-07-01 1984-01-11 Matsuo Handa Kk Solder ball supplying device
JPS6177324A (en) * 1984-09-21 1986-04-19 Toshiba Corp Formation of metallic thin film
US5696384A (en) * 1994-12-27 1997-12-09 Mitsubishi Materials Corporation Composition for formation of electrode pattern
JP2897117B2 (en) * 1995-09-19 1999-05-31 株式会社村田製作所 Variable frequency dielectric resonator
JP3899652B2 (en) * 1997-03-14 2007-03-28 住友電気工業株式会社 Epitaxial wafer

Also Published As

Publication number Publication date
CN1306588C (en) 2007-03-21
KR20030088856A (en) 2003-11-20
TW200306629A (en) 2003-11-16
CN1458682A (en) 2003-11-26

Similar Documents

Publication Publication Date Title
Schmitz Low temperature thin films for next-generation microelectronics
US8110748B2 (en) Wiring, display device and method of manufacturing the same
CN100485918C (en) Interconnection, interconnection forming method, thin-film transistor and displaying device
TWI297952B (en) A method to form metal lines using selective electrochemical deposition
TWI356498B (en)
TWI307171B (en) Method for manufacturing bottom substrate of liquid crystal display device
JP2005166757A (en) Wiring structure, method of forming the same thin film transistor, method of forming the same and display device
CN102306627A (en) Film forming method and film forming apparatus
JPH10321561A (en) Method for manufacturing metallic layer on surface of substrate
JP2000133715A (en) Tungsten film manufacturing method of semiconductor element
US20030090002A1 (en) Semiconductor device and method of manufacturing the same
TWI251349B (en) Method of forming thin film transistor
JPH11177104A (en) Fabrication of thin film semiconductor device
TW518709B (en) Barrier layer for copper metallization in integrated circuit fabrication
JP2012064953A (en) Method of forming interconnection and method of forming display device having the interconnection
TWI279860B (en) Method for forming metal wiring and method for manufacturing display device
JP2005038994A (en) Thin film transistor, manufacturing method therefor, display device equipped therewith and manufacturing method of display device
JP4495428B2 (en) Method for forming thin film transistor
JPH11111842A (en) Multilayered wiring structure and its manufacture
TW200849467A (en) Interconnection process
JP2004047946A (en) Forming method of metal wiring and manufacture of display device
TWI292215B (en)
KR100662967B1 (en) Method for forming semiconductor wiring to use silicide
TW526616B (en) A microdisplay pixel cell and method of making it
JP2004342759A (en) Wiring structure, thin film semiconductor device, display device, and method of forming them

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees