TWI279126B - Integrated circuit, method of implementing one-dimensional compression and document processing system - Google Patents

Integrated circuit, method of implementing one-dimensional compression and document processing system Download PDF

Info

Publication number
TWI279126B
TWI279126B TW090118455A TW90118455A TWI279126B TW I279126 B TWI279126 B TW I279126B TW 090118455 A TW090118455 A TW 090118455A TW 90118455 A TW90118455 A TW 90118455A TW I279126 B TWI279126 B TW I279126B
Authority
TW
Taiwan
Prior art keywords
address
integrated circuit
travel
memory
length
Prior art date
Application number
TW090118455A
Other languages
English (en)
Inventor
Tinku Acharya
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Application granted granted Critical
Publication of TWI279126B publication Critical patent/TWI279126B/zh

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N1/00—Scanning, transmission or reproduction of documents or the like, e.g. facsimile transmission; Details thereof
    • H04N1/41—Bandwidth or redundancy reduction
    • H04N1/411—Bandwidth or redundancy reduction for the transmission or storage or reproduction of two-tone pictures, e.g. black and white pictures
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N1/00—Scanning, transmission or reproduction of documents or the like, e.g. facsimile transmission; Details thereof
    • H04N1/41—Bandwidth or redundancy reduction
    • H04N1/411—Bandwidth or redundancy reduction for the transmission or storage or reproduction of two-tone pictures, e.g. black and white pictures
    • H04N1/413—Systems or arrangements allowing the picture to be reproduced without loss or modification of picture-information
    • H04N1/419—Systems or arrangements allowing the picture to be reproduced without loss or modification of picture-information in which encoding of the length of a succession of picture-elements of the same value along a scanning line is the only encoding step

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
  • Compression Of Band Width Or Redundancy In Fax (AREA)
  • Image Processing (AREA)
  • Magnetic Resonance Imaging Apparatus (AREA)
  • Apparatus For Radiation Diagnosis (AREA)

Description

/ 1279126 五、發明説明（2 影印或傳真系統的效能，乃是以每分鐘所能複印的頁數 來表現。由於複印所耗的時間隨著每頁的内容而變，所以 要確定母頁的影印時間是很困難的。不過，加強編碼率以 提高每分鐘的複印頁數來達到加強效能的目的卻是有必要 的。 圖示之簡要說曰 本說明書之結論部份已特地指出並清楚地聲明本發明之 主曰。不過，以下具附圖之詳細說明將可使讀者對本發明 之組織、操作方法以及目標、特性與優點有最佳之了解。 圖1是實施本發明一維壓縮之具體實施電路。 圖2之表格為一維雙階圖像壓縮所使用之碼。 圖3是位7L串流之一例，編碼方法（譬如，本發明之具體 實施電路）將運用於其上。 ^ 詳細說明 以下之詳細說明道出許多肢的細節以使讀者能對本發 明有通盤地了解。不過，習於此藝人士應了解本發明可不 依這些特定的細節加以實施。在本文的其他實例中 詳述吾人所熟知之方法、程序、元件 點放在本發明上。 件以及-路，以便將焦 如前所述，mj已提供出了一稱之為ccim3之 標準），用於壓縮雙階傳真圖像。雖 ’ :真:上，亦，生雙階文件之=:用： 疋〜印機、知描裔寺等。有一個議題待研究 循此標準之資訊的定時及同步須符合電信通道之

Claims (1)

  1. A8 B8 12791 18455號專利申請案 π 中文申請專利範圍替換本(94年3 C8 ^ ^ DS 六 申請專利範園 1. 一種積體電路，包含： 數位邏輯電路以及數位記憶體；以及 該數位邏輯電路及數位記憶體的連接可對送至該數位 1邏輯電路及數位記憶體之位元串流實施—維壓縮， 其中孩絲位記‘_之-，料Μ料長度，儲存各 個行進長度之補碼（職)之記憶體位址及尾碼（TC)之記 憶體位址。 2.如申請專利範圍第i項之積體電路，其中該數位邏輯電 路以及數位記憶體連接而成之電路組態，對該位元串流 施行之一維壓縮，毋須執行算術運算。 3·如申請專利範圍第i項之積體電路，其中所實施之該一 2壓縮，遵循CCITT群3雙階壓縮標準中之一維編碼模 其中該等數位記 其中該等數位唯 其中該等數位記 憶 4·如申請專利範圍第1項之積體電路 體包含唯讀記憶體。 讀 5·如申請專利範圍第4項之積體電路 圮憶體包含三個數位唯讀記憶體。 憶 6·如申請專利範圍第1項之積體電路 ”1 #丄 體之一儲存該補碼（MUC)以及該等數位唯讀記憶體之_ 儲存該尾碼（T C)。 7·如申請專利範圍第6項之積體電路，其中該數位邏輯電 路包含一一位元計數器及一正反開關； 該二位元計數器連接以計數行進的長度；以及 該正反開關連接以發出結尾及行進顏色的信號。 本紙張尺度適用中國國家標準(CNS) A4規格(210X 297公釐） A8 B8 C8 D8 1279126 六、申請專利範園 8·如申請專利範圍第1項之積體電路，其中該數位邏輯電 路包含一二位元計數器及一正反開關； 該二位元計數器連接以計數行進的長度；以及 該正反開關連接以發出行進尾端及行進顏色信號。 9·如申請專利範圍第1項之積體電路，其中該等數位記憶 體中至少有一個包含多個行進長度及顏色對之補碼位址 與尾碼位址。 10. —種實施一維位元串流壓縮之方法，包含： 將行進長度及行進顏色轉換成補碼（MUC)位址及尾碼 (T C )位址而毋須執行算術運算。 11. 如申請專利範圍第1〇項之方法，尚包含： 將該MUC位址轉換成MUC ;以及 將該TC位址轉換成TC。 12·如申請專利範圍第丨丨項之方法，其中將該muc位址轉換 成MUC包含，執行檢視表格之運作。 η·如申請專利範圍第丨丨項之方法，其中將該TC位址轉換 成T C包含，執行檢視表格之運作。 14· 一種文件處理系統，包含， 對待處理之文件執行雙階壓縮之系統元件； 至少一個該等系統元件包含：數位邏輯電路及數位記 憶體，此二者之連接可對代表該待處理文件内容之位元 串流實施一維壓縮，其中該數位邏輯電路包含一二位元 計數器及一正反開關，該二位元計數器連接以計數行進 -2-
    1279126 έβ8 C8 D8 六、申請專利範園 之長度以及該正反開關連接以發出行進尾端及行進顏色 信號。 15. 如申請專利範圍第1 4項之文件處理系統，其中所實施之 該一維壓縮遵循CCITT群3雙階壓縮標準中之一維編碼模 式。 16. 如申請專利範圍第1 4項之文件處理系統，其中該至少一 個的系統元件的連接可從該長度及顏色產生一補碼位址 (MUCA)及尾碼位址（TCA)。 本紙張尺度適用中國國家標準(CNS) A4規格(210X297公釐）
TW090118455A 2000-09-18 2001-07-27 Integrated circuit, method of implementing one-dimensional compression and document processing system TWI279126B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/666,486 US6775413B1 (en) 2000-09-18 2000-09-18 Techniques to implement one-dimensional compression

Publications (1)

Publication Number Publication Date
TWI279126B true TWI279126B (en) 2007-04-11

Family

ID=24674285

Family Applications (1)

Application Number Title Priority Date Filing Date
TW090118455A TWI279126B (en) 2000-09-18 2001-07-27 Integrated circuit, method of implementing one-dimensional compression and document processing system

Country Status (6)

Country Link
US (1) US6775413B1 (zh)
JP (1) JP4919577B2 (zh)
KR (1) KR100530784B1 (zh)
AU (1) AU2001289135A1 (zh)
TW (1) TWI279126B (zh)
WO (1) WO2002023888A2 (zh)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6563439B1 (en) * 2000-10-31 2003-05-13 Intel Corporation Method of performing Huffman decoding
US6636167B1 (en) * 2000-10-31 2003-10-21 Intel Corporation Method of generating Huffman code length information
JP4013716B2 (ja) * 2002-09-19 2007-11-28 富士ゼロックス株式会社 画像処理装置

Family Cites Families (44)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5113748A (en) * 1974-07-24 1976-02-03 Mitsui Petrochemical Ind 1* 44 shikurohekisanjionno seizohoho
JPS587109B2 (ja) 1974-09-09 1983-02-08 ケイディディ株式会社 フアクシミリシンゴウ ノ ジヨウホウヘンカガソアドレスフゴウカホウシキ
CA1128645A (en) 1978-07-31 1982-07-27 Yasuhiro Yamazaki Transmission method and system for facsimile signal
US4185303A (en) 1978-11-30 1980-01-22 Bell Telephone Laboratories, Incorporated Run length encoding of facsimile pictures
US4486784A (en) 1982-12-27 1984-12-04 International Business Machines Corporation Image compression systems
US4558371A (en) 1983-08-19 1985-12-10 Advanced Micro Devices, Inc. Method and device for two-dimensional facsimile coding
JPS6179376A (ja) * 1984-09-26 1986-04-22 Hitachi Ltd 画像デ−タ圧縮方式
US4760461A (en) 1986-02-28 1988-07-26 Kabushiki Kaisha Toshiba Binary data compression and expansion processing apparatus
US4839738A (en) 1987-04-22 1989-06-13 Advanced Micro Devices, Inc. Apparatus for decoding facsimile coded data to image data with coding and reference line windowing and color change detection
US5196945A (en) 1990-09-04 1993-03-23 Motorola, Inc. Data compression/expansion circuit for facsimile apparatus
US5875122A (en) 1996-12-17 1999-02-23 Intel Corporation Integrated systolic architecture for decomposition and reconstruction of signals using wavelet transforms
US6009201A (en) 1997-06-30 1999-12-28 Intel Corporation Efficient table-lookup based visually-lossless image compression scheme
US6009206A (en) 1997-09-30 1999-12-28 Intel Corporation Companding algorithm to transform an image to a lower bit resolution
US6130960A (en) 1997-11-03 2000-10-10 Intel Corporation Block-matching algorithm for color interpolation
US6091851A (en) 1997-11-03 2000-07-18 Intel Corporation Efficient algorithm for color recovery from 8-bit to 24-bit color pixels
US6151069A (en) 1997-11-03 2000-11-21 Intel Corporation Dual mode digital camera for video and still operation
US6285796B1 (en) 1997-11-03 2001-09-04 Intel Corporation Pseudo-fixed length image compression scheme
US6351555B1 (en) 1997-11-26 2002-02-26 Intel Corporation Efficient companding algorithm suitable for color imaging
US6229578B1 (en) 1997-12-08 2001-05-08 Intel Corporation Edge-detection based noise removal algorithm
US6094508A (en) 1997-12-08 2000-07-25 Intel Corporation Perceptual thresholding for gradient-based local edge detection
US6348929B1 (en) 1998-01-16 2002-02-19 Intel Corporation Scaling algorithm and architecture for integer scaling in video
US6215916B1 (en) 1998-02-04 2001-04-10 Intel Corporation Efficient algorithm and architecture for image scaling using discrete wavelet transforms
US6392699B1 (en) 1998-03-04 2002-05-21 Intel Corporation Integrated color interpolation and color space conversion algorithm from 8-bit bayer pattern RGB color space to 12-bit YCrCb color space
US6356276B1 (en) 1998-03-18 2002-03-12 Intel Corporation Median computation-based integrated color interpolation and color space conversion methodology from 8-bit bayer pattern RGB color space to 12-bit YCrCb color space
US6366694B1 (en) 1998-03-26 2002-04-02 Intel Corporation Integrated color interpolation and color space conversion algorithm from 8-bit Bayer pattern RGB color space to 24-bit CIE XYZ color space
US6366692B1 (en) 1998-03-30 2002-04-02 Intel Corporation Median computation-based integrated color interpolation and color space conversion methodology from 8-bit bayer pattern RGB color space to 24-bit CIE XYZ color space
US6124811A (en) 1998-07-02 2000-09-26 Intel Corporation Real time algorithms and architectures for coding images compressed by DWT-based techniques
US6233358B1 (en) 1998-07-13 2001-05-15 Intel Corporation Image compression using directional predictive coding of the wavelet coefficients
US6236765B1 (en) 1998-08-05 2001-05-22 Intel Corporation DWT-based up-sampling algorithm suitable for image display in an LCD panel
US5995210A (en) 1998-08-06 1999-11-30 Intel Corporation Integrated architecture for computing a forward and inverse discrete wavelet transforms
US6047303A (en) 1998-08-06 2000-04-04 Intel Corporation Systolic architecture for computing an inverse discrete wavelet transforms
US6178269B1 (en) 1998-08-06 2001-01-23 Intel Corporation Architecture for computing a two-dimensional discrete wavelet transform
US6166664A (en) 1998-08-26 2000-12-26 Intel Corporation Efficient data structure for entropy encoding used in a DWT-based high performance image compression
US6301392B1 (en) 1998-09-03 2001-10-09 Intel Corporation Efficient methodology to select the quantization threshold parameters in a DWT-based image compression scheme in order to score a predefined minimum number of images into a fixed size secondary storage
US6195026B1 (en) 1998-09-14 2001-02-27 Intel Corporation MMX optimized data packing methodology for zero run length and variable length entropy encoding
US6108453A (en) 1998-09-16 2000-08-22 Intel Corporation General image enhancement framework
US6236433B1 (en) 1998-09-29 2001-05-22 Intel Corporation Scaling algorithm for efficient color representation/recovery in video
US6151415A (en) 1998-12-14 2000-11-21 Intel Corporation Auto-focusing algorithm using discrete wavelet transform
US6215908B1 (en) 1999-02-24 2001-04-10 Intel Corporation Symmetric filtering based VLSI architecture for image compression
US6381357B1 (en) 1999-02-26 2002-04-30 Intel Corporation Hi-speed deterministic approach in detecting defective pixels within an image sensor
US6275206B1 (en) 1999-03-17 2001-08-14 Intel Corporation Block mapping based up-sampling method and apparatus for converting color images
US6377280B1 (en) 1999-04-14 2002-04-23 Intel Corporation Edge enhanced image up-sampling algorithm using discrete wavelet transform
US6292114B1 (en) 1999-06-10 2001-09-18 Intel Corporation Efficient memory mapping of a huffman coded list suitable for bit-serial decoding
US6373481B1 (en) 1999-08-25 2002-04-16 Intel Corporation Method and apparatus for automatic focusing in an image capture system using symmetric FIR filters

Also Published As

Publication number Publication date
KR100530784B1 (ko) 2005-11-23
KR20030036799A (ko) 2003-05-09
WO2002023888A3 (en) 2002-06-06
US6775413B1 (en) 2004-08-10
AU2001289135A1 (en) 2002-03-26
WO2002023888A2 (en) 2002-03-21
JP2004511123A (ja) 2004-04-08
JP4919577B2 (ja) 2012-04-18

Similar Documents

Publication Publication Date Title
MXPA02004127A (es) Metodo y sistema para copiar documentos.
TWI279126B (en) Integrated circuit, method of implementing one-dimensional compression and document processing system
US7986350B2 (en) Mobile terminal and operating method thereof
JP5089308B2 (ja) 画像処理装置
US20090190184A1 (en) Communication device
TW499798B (en) Techniques to implement two-dimensional compression
JP3674644B2 (ja) 印字用データ発生装置
JP3826068B2 (ja) 画像処理装置
Horie et al. Bi-level image high speed code conversion processor: ImPC2
JP2735133B2 (ja) フアクシミリ装置
TW548989B (en) Universal variable length code encoder architecture
JPS61109363A (ja) フアクシミリ装置
JP2836331B2 (ja) ファクシミリ装置
JPH05207248A (ja) ディジタル複写機
JP2790755B2 (ja) ファクシミリ装置
TW507164B (en) Method and apparatus for sorting copied documents
JPH05225304A (ja) ディジタル画像処理装置
JP2002158810A (ja) 画像読み取り記録装置
JP2006180161A (ja) カラー画像処理装置
JPS58149857U (ja) フアクシミリ装置
JP2004180210A (ja) 画像形成装置
JPS59134986A (ja) 復号化方式
JPS594546U (ja) 複写原稿給送装置
JPH08317114A (ja) ファクシミリ装置
JPS59111458A (ja) フアクシミリ装置

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees