TWI224578B - Fabrication of silicon micro mechanical structures - Google Patents

Fabrication of silicon micro mechanical structures Download PDF

Info

Publication number
TWI224578B
TWI224578B TW090127015A TW90127015A TWI224578B TW I224578 B TWI224578 B TW I224578B TW 090127015 A TW090127015 A TW 090127015A TW 90127015 A TW90127015 A TW 90127015A TW I224578 B TWI224578 B TW I224578B
Authority
TW
Taiwan
Prior art keywords
metal layer
sacrificial metal
silicon
patent application
sacrificial
Prior art date
Application number
TW090127015A
Other languages
English (en)
Inventor
Michel Despont
Ute Drechsler
Roy H Magnuson
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Application granted granted Critical
Publication of TWI224578B publication Critical patent/TWI224578B/zh

Links

Classifications

    • BPERFORMING OPERATIONS; TRANSPORTING
    • B81MICROSTRUCTURAL TECHNOLOGY
    • B81BMICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
    • B81B3/00Devices comprising flexible or deformable elements, e.g. comprising elastic tongues or membranes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/30604Chemical etching
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B81MICROSTRUCTURAL TECHNOLOGY
    • B81CPROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C1/00Manufacture or treatment of devices or systems in or on a substrate
    • B81C1/00777Preserve existing structures from alteration, e.g. temporary protection during manufacturing
    • B81C1/00785Avoid chemical alteration, e.g. contamination, oxidation or unwanted etching
    • B81C1/00801Avoid alteration of functional structures by etching, e.g. using a passivation layer or an etch stop layer
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23FNON-MECHANICAL REMOVAL OF METALLIC MATERIAL FROM SURFACE; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL; MULTI-STEP PROCESSES FOR SURFACE TREATMENT OF METALLIC MATERIAL INVOLVING AT LEAST ONE PROCESS PROVIDED FOR IN CLASS C23 AND AT LEAST ONE PROCESS COVERED BY SUBCLASS C21D OR C22F OR CLASS C25
    • C23F13/00Inhibiting corrosion of metals by anodic or cathodic protection
    • C23F13/02Inhibiting corrosion of metals by anodic or cathodic protection cathodic; Selection of conditions, parameters or procedures for cathodic protection, e.g. of electrical conditions
    • C23F13/06Constructional parts, or assemblies of cathodic-protection apparatus
    • C23F13/08Electrodes specially adapted for inhibiting corrosion by cathodic protection; Manufacture thereof; Conducting electric current thereto
    • C23F13/12Electrodes characterised by the material
    • C23F13/14Material for sacrificial anodes
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B81MICROSTRUCTURAL TECHNOLOGY
    • B81BMICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
    • B81B2201/00Specific applications of microelectromechanical systems
    • B81B2201/12STM or AFM microtips
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B81MICROSTRUCTURAL TECHNOLOGY
    • B81BMICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
    • B81B2203/00Basic microelectromechanical structures
    • B81B2203/01Suspended structures, i.e. structures allowing a movement
    • B81B2203/0118Cantilevers
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B81MICROSTRUCTURAL TECHNOLOGY
    • B81CPROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C2201/00Manufacture or treatment of microstructural devices or systems
    • B81C2201/01Manufacture or treatment of microstructural devices or systems in or on a substrate
    • B81C2201/0101Shaping material; Structuring the bulk substrate or layers on the substrate; Film patterning
    • B81C2201/0102Surface micromachining
    • B81C2201/0105Sacrificial layer
    • B81C2201/0107Sacrificial metal
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B81MICROSTRUCTURAL TECHNOLOGY
    • B81CPROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C2201/00Manufacture or treatment of microstructural devices or systems
    • B81C2201/01Manufacture or treatment of microstructural devices or systems in or on a substrate
    • B81C2201/0101Shaping material; Structuring the bulk substrate or layers on the substrate; Film patterning
    • B81C2201/0111Bulk micromachining
    • B81C2201/0114Electrochemical etching, anodic oxidation
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B81MICROSTRUCTURAL TECHNOLOGY
    • B81CPROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C2201/00Manufacture or treatment of microstructural devices or systems
    • B81C2201/01Manufacture or treatment of microstructural devices or systems in or on a substrate
    • B81C2201/0101Shaping material; Structuring the bulk substrate or layers on the substrate; Film patterning
    • B81C2201/0128Processes for removing material
    • B81C2201/013Etching
    • B81C2201/0133Wet etching

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Physics & Mathematics (AREA)
  • Metallurgy (AREA)
  • Mechanical Engineering (AREA)
  • General Chemical & Material Sciences (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Organic Chemistry (AREA)
  • Materials Engineering (AREA)
  • Power Engineering (AREA)
  • Weting (AREA)
  • Pressure Sensors (AREA)
  • Micromachines (AREA)
  • Physical Vapour Deposition (AREA)

Description

1224578 A7 B7 五、發明說明(1 經濟部智慧財產局員工消費合作社印製 發明HJ!L 本發明係關於矽微機械結構。更明確言之,本發明係關 於使用濕蝕刻操作以製造此種結構之方法。又更明確言之 ,本發明係涉及保護此種結構使其免於不想要之電蝕刻' ,先前技藝 乂 矽係用於半導體技藝以製造積體電路(IC),尤其是供於極 大型(VLSI)裝置及類似物。此種裝置製造中有許多步驟包括 一個,用強㈣刻流體(如氫氟酸卿之_刻操作。 丄但是,矽之腐蝕可能會在其浸潰於册中時發生。一般而 口,此作用很小,但當石夕係高度換雜一些元素,譬如Μ,μ, C’Ga’P,Sb及類似物時’其可被增強’如同♦在用於製造’ 職模組士正常情況。石夕之腐姓亦可於紫外光_存在下 粍強、’或藉由因外邵電壓所致之矽結構陽極化來增強。 硬於HF落液中|虫刻之會例 歲 、例,馬經鬲度摻雜矽結構於用以· 檢測pn二極體接合深度之u 又< UV九存在下之腐蝕作用、矽電拋 光及多孔性石夕製造。 此種腐触作用亦可不靠外部 ^ , 〇甘/ ‘ ρ 1 |私塋或肤先;使用而增強。 在^置中’^时零件係以電方式與貴金屬(如金絲)連 接,則在將裝置浸潰於HF溶 、 具有足以顯著蚀輪件之::時…成-個電池’其 τ . . ^ 7件〈兒位。在此型態中,貴金屬係 心决陰極角巴,而矽則充作陽 ^ ^ Κ ^ 貝子逐原成氫分子之作用係在陰極發生,且將造成矽蝕 ^ 用係隨溶液酸度而增加,0 ^ 。石、的廷種蝕刻作 的質子。 “口因馬在愈酸的溶液中可得到愈多 本紙張尺度適用中國國家標準 (210 x 297 公爱) (請先閱讀背面之注意事項再填寫本頁) |,裝 訂· -線 1224578 A7 --------—---- B7 五、發明說明(2 ) (請先閱讀背面之注意事項再填寫本頁) 電池在HF溶液中之形成係示於圖丨,其係使用矽和金分 別作爲陽極和陰極。此圖顯示電流G〇gi)係隨電壓(V)變動: 矽η+與金間 < 腐蝕電位係如代表& ^+電流(陽極面)與金電 流(陰極面)之兩曲線交點所示。矽表面之氧化還原電位$ 依其反應化學組成而定。不同摻雜劑類型與濃度㈨n+, 係以不同速率氧化,因此得到不同的電流。 在許多矽電子機械微系統(MEMS)裝置,譬如化學感測哭 、微機械裝置及積體光學元件中,經常使用貴金屬二路: 矽之組合。貴金屬係用於製造中,藉以利用相對較 強效蝕刻溶液(如氫氧化鉀)而產生自立結構。標準金屬如 A1會被此種溶液蝕離。應注意的是,線路必須在結構產生 之前完成’因爲在此之後加工處理係更爲困難。 氧化矽薄膜係廣泛用於此種裝置中作爲電隔離層、鈍化 物或作A掩膜。爲使此等薄膜圖樣化或在程序結束時將彼. 等移除,以HF爲主之溶液係有效且被廣泛使用之濕蝕刻溶 液。 經濟部智慧財產局員工消費合作社印製 當貴金屬與矽零件係於HF存在下以電方式連接時,矽可 藉法尼%腐蝕。爲避免此種不想要的作用,直接溶液會 在HF蝕刻期間保護貴金屬或矽或二者。但是,在許多 MEMS裝置中,此種保護作用未必可行。此種MEMS裝置之 貫例包括具有會限制保護性薄膜沉積與圖樣化之自立結構 之裝置。 另一種已知技術係以矽之陰極化作用抑制任何的矽蝕刻 作用,該陰極化係經由在矽結構與金屬零件之間施加電壓 ___ -5- 本紙張尺度郝+ 家鮮(CNS)A4絲(210 X 297公爱) -- 1224578 五、發明說明(3 户斤致 〇 但| λ (請先閱讀背面之注意事項再填寫本頁) -起連接至兩個此種技術’所有金屬與碎結構必須 隔離結構之裝二施加電位。這對於具有許多 熟練工作者都很明白,這也會在已經很複 外的線路。附加姓刻步.驟,11以在裝置完成後移除額 、、般J王彳疋供保護矽微機械結構免於不想要的電蝕刻之 其克服上述此技藝現況之缺點。對於此種方法亦有 所期望的是,其可很容易地併人現行方法中。有 發明摘述_ ”根據本發明,目w提供_種在製造期間保護微結構材料 兄於不想要的電㈣之方法,該結構包含該材料與貴金屬 層’此方法包括在結構上形成氧化還原電位比該材料低的 犧牲性金屬層,犧牲性金屬層係電連接至該貴金屬層。 本毛明可有利地提供保護矽微機械結構免於不想要的電 姓刻(万法,其克服上述此技藝現況之缺點。此種方法可 容易地併入現行方法中。 經濟部智慧財產局員工消費合作社印製 犧牲性金屬層可由鋁構成。材料可包含矽。本發明之一 幸又佳具把只她例包括在該結構一側面上形成犧牲性金屬層 。且其係接著連接至該貴金屬層。犧牲性金屬層可在貴金 屬層上形成。犧牲性金屬層可在微結構製造完成之後,以 蝕刻溶液移除。犧牲性金屬層在該微結構製造完成之後, 可田置於其上。可將犧牲性金屬層形成多個墊片,其各連 接至貴金屬層之不同部份。 -6- 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) 1224578 五、發明說明(4 ) 万面來看本發明,目前提供〜種微結構,其包含 总二:料;一貴金屬層;及-犧牲性金屬層,其係電連 接貝至屬層且具有比材料低的氧化 附圖簡jl 甩 ::明之較佳具體實施例將僅藉由略 參考附圖,其中: =爲:示電流隨HF溶液中痛間之電壓變動之圖表; ° 如圖1所示相同類型之變動圖表,但使用根據本 發明之方法; 圖3以圖式表示根據此技藝現況所製造之懸臂樑; 圖4以圖式插繪根據本發明製造之懸臂樑。 不ttri之—較佳具體實施例中,其係提供保㈣免於 、、 吓毛、乃八雖然本發明可應用於不同蝕 :’但於後文將僅針對册蝕刻溶液加以説明之。 電…溶液中之形成係示於圖其係 壓(V)之二刀别作馬陽極和陰極。圖1顯示電流(logi)隨電 昼(V)足交動。矽n+與金間之腐蚀雷 也妗彳”至j <伽蝕私位係如代表Sin+電流( 曲、·泉1 ’ 1%極面)與金電流(曲 所示。 ^陰極面^兩曲線交點 保1曼作用之達成係立論於以犧牲 層構成積體陽極之矽 陰極保謾作用。藉由沉積氧化還 、, 、 一 a m矽低的犧牲性層 二:以::ί將其連接至所使用之貴金屬,腐轴電位係轉 秒到石夕私"I腐蝕作用可被忽略的電壓。 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) ------------裝--- (請先閱讀背面之注意事項再填寫本頁) 訂: •線. 經濟部智慧財產局員工消費合作社印製 Ϊ224578
五、發明說明( 經濟部智慧財產局員工消費合作社印製 此作用係示於圖2,其顯示電池在HF溶液中之形成,其 係分別使用鋁和金作爲陽極和陰極。與圖丨之電池大不相 同的是,已連接附加鋁墊片作爲積體陽極。腐蝕作用係由 代表鋁腐蝕電流(曲線3,陽極面)與金電流(曲線4,陰極 面)义兩曲線交點所定義。腐蝕電位係藉Ai_Au電池固定, 且在此電位之矽腐蝕電流很低。 正如圖2所見,矽腐蝕電流係因腐蝕電位轉移到較高値之 l〇gi而急遽下降。應明瞭的是,於圖!之”Sin+電流,,與圖2中 之"si奸腐蝕電流"係爲同義。A1爲轉移腐蝕電位用之較佳 材料,因爲其具有相對較低的氧化還原電位。但是,亦可 採用其他材料,譬如Cr·、Zn及Mg。 般而5,爲保?曼材料A,其係電連接至材料B (其中a <氧化還原電位<B),使其當還浸在溶液(電解質)中時免於 腐蝕作用,應該將氧化還原電位比A低之材料c連接至B。' 具有較低與較高氧化還原電位之材料界定出腐蝕電位, 且由此電位界定出連接彼等之所有其他材料之腐蝕電流。 此即爲何當個別腐蝕電位轉移到較高値1〇g i,矽腐蝕電流备 降低之原因。 ^曰 這種經由外加金屬犧牲性層充作積體陽極之陰極保護作 用具有的優點是,其無需包埋或以其他方式封裝結構以保 後其免於HF溶液侵蝕,以及不需要附加線路。 唯一要做的就是將犧牲性材料之墊片層或薄膜附加至結 構上。犧牲性材料可置於欲受保護結構之一側面上,然後 再連接至貴金屬,或可外加於結構之上方,因而節省空 ------------裝--- (請先閱讀背面之注意事項再填寫本頁) 訂·- .線, -8 - 1224578 A7 B7 經濟部智慧財產局員工消費合作社印製 五、發明說明(6 复=性塾片應具有足夠大的面積與名虫刻溶液接觸,以使 :;率不糊溶液/犧牲性塾片界面之最大電流密度所限 rplj 〇 、俟姓刻完成後,仍存有—部份犧牲性材料層,其可利用 通當姓刻溶液被姓離或可以原狀留下。但是,在後一情況 中,乂留的犧牲性層不得使功能性電通路短路。爲此,靡 將犧牲性薄膜結構化以避免短路。例如,犧牲性層可緊^ 在貴金屬層沉積之後沉積,並同時被結構化。 、山圖3與4説明本發明在製造用於磁性儲存技術之懸臂樑/尖 崎結構6万面之應用。在此,金線路8係連接至經高度摻雜 《矽懸臂樑1〇,且在製程結束時,需要最後以册爲主之蝕 刻以移除所有存在的氧切保護,特別是經高度摻雜之零 件。於圖3中,並未附加另外的犧牲性鋁墊片,且可見在 HF蝕刻後,矽懸臂樑6係受到腐蝕,然而圖4顯示,當使用 L接至至、、泉路8之附加铭層12時,並無可見之腐姓發生。 在前述之本發明實例中,外加犧牲性鋁層係充作積體陽 極。但是,應明瞭的是,本發明可普遍用於積體系統製造 中作馬一種補充工具,作爲防止不想要的電蝕刻之保護。 以不同的材料與蝕刻溶液可形成不同類型的電池。雖然本 發明尤其但決非只限於在用於MEMS應用方面引人注意, 因其係克服伴隨如上文所解釋習用保護技術之困難。本發 明亦適用於CMOS應用,其中工業趨勢係朝向銅線路(其^ 有高氧化還原電位)及絕緣體外延矽晶圓(其中基本上電晶 體係充全被隔離)而招致電濕蝕刻問題。 -9- 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) 裝--- (請先閱讀背面之注意事項再填寫本頁) ir°J· .線; 1224578 A7 ____B7_ 五、發明說明(7 ) (請先閱讀背面之注意事項再填寫本頁) 本發明在MEMS裝置係與微電子電路整合時亦可符合期望 ,譬如在浮現RF機械濾器設計方面。 本發明於多孔性矽應用方面很引人注意,因爲其給無關 於矽摻雜類型與濃度之多孔性與非多孔性區帶之製造增添 更多的靈活性。 經濟部智慧財產局員工消費合作社印製 -10 - 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐)

Claims (1)

  1. 癱|一S年! 月 5 年 93 案W 請換 3:替 ⑼圍 號利 A BCD 六、申請專利範圍 L 一種在製造期間保護微結構材料免於不想要電蝕刻之方 法’孩結構包含該材料與貴金屬層,此方法包括在該 結構上形成氧化還原電位比該材料低之犧牲性金屬層 (12),犧牲性金屬層(12)係電連接至該貴金屬層⑻。 2·如申請專利範圍第1項之方法,其中犧牲性金屬層(12)係 由鋁製成。 3·如申請專利範圍第1項之方法,其中該材料包含矽^ 4·如申請專利範圍第1、2或3項之方法,其包括在該結構 之一個側面上形成犧牲性金屬層(12),且接著連接至該 貴金屬層(8)。 5.如申請專利範圍第丨至3項中任一項之方法,其包括在 貴金屬層(8)上形成犧牲性金屬層(12)。 6·如申請專利範圍第1、2或3項之方法,其包括在微結構 製造元成之後,以姓刻溶液移除犧牲性金屬層(12)。 7·如申請專利範圍第丨、2或3項之方法,其包括在該微結 構製造芫成之後,使犧牲性金屬層(12)留在其上。 8·如申請專利範圍第7項之方法,其包括使犧牲性金屬層 (12)开^成多個塾片,各連接至貴金屬層⑻之不同部份。 9. 種碎彳政機械結構,其包含:一種材料;一個貴金屬層 (8);及一個犧牲性金屬層(12),電連接至貴金屬層(8), 且具有比該材料低之氧化還原電位。 10·如申請專利範圍第9項之矽微機械結構,其中犧牲性金 屬層(12)為鋁。 11·如申請專利範圍第9或1〇項之矽微機械結構,其中犧牲 O:\74\74757-930506.doc , \ . 本紙張尺度適用中a ®家標準(CNS) A4規格(21Q χ 297公爱)"~~' —-----
    々、申請專利範圍 性金屬層(12)係配置於貴金屬層(8)上。 12. 如申請專利範圍第9或10項之矽微機械結構,其中犧牲 性金屬層(12)係配置於該結構之一個側面上,且連接至 貴金屬層(8)。 13. 如申請專利範圍第12項之矽微機械結構,其中犧牲性金 屬層(12)包含多個墊片,各連接至貴金屬層(8)之不同部 份0 O:\74\74757-930506.doc - 2 - 本紙張尺度適用中國國家標準(CNS) A4規格(210 X 297公釐)
TW090127015A 2001-01-18 2001-10-31 Fabrication of silicon micro mechanical structures TWI224578B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP01810046 2001-01-18

Publications (1)

Publication Number Publication Date
TWI224578B true TWI224578B (en) 2004-12-01

Family

ID=8183678

Family Applications (1)

Application Number Title Priority Date Filing Date
TW090127015A TWI224578B (en) 2001-01-18 2001-10-31 Fabrication of silicon micro mechanical structures

Country Status (9)

Country Link
US (2) US6949397B2 (zh)
EP (1) EP1383707B1 (zh)
JP (1) JP3940362B2 (zh)
KR (1) KR100495603B1 (zh)
CN (1) CN1215968C (zh)
AU (1) AU2002225276A1 (zh)
DE (1) DE60239734D1 (zh)
TW (1) TWI224578B (zh)
WO (1) WO2002057179A2 (zh)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7153440B2 (en) 2002-09-12 2006-12-26 Pts Corporation Surfactant-enhanced protection of micromechanical components from galvanic degradation
US6667457B1 (en) * 2002-09-17 2003-12-23 Hitachi Global Storage Technologies System and method for a sacrificial anode in a kerf for corrosion protection during slider fabrication
CN1309040C (zh) * 2004-06-29 2007-04-04 北京大学 一种将cmos电路与体硅mems单片集成的方法
US7597819B1 (en) * 2004-12-20 2009-10-06 Sandia Corporation Redox buffered hydrofluoric acid etchant for the reduction of galvanic attack during release etching of MEMS devices having noble material films
US20070228667A1 (en) * 2006-04-03 2007-10-04 Northrop Grumman Corporation Apparatus for preventing seal extrusion
CN100397616C (zh) * 2006-11-10 2008-06-25 北京大学 一种可去除残余硅的体硅mems与cmos电路集成的方法
EP2079099B1 (en) * 2008-01-11 2015-09-16 Imec Method and apparatus for preventing galvanic corrosion in semiconductor processing
US7851975B2 (en) * 2008-09-02 2010-12-14 United Microelectronics Corp. MEMS structure with metal protection rings
US8535966B2 (en) 2010-07-27 2013-09-17 International Business Machines Corporation Horizontal coplanar switches and methods of manufacture
GB201215512D0 (en) * 2012-08-31 2012-10-17 Ibm Four terminal nano-electromechanical switch with a single mechanical contact
GB2505467A (en) 2012-08-31 2014-03-05 Ibm Dynamic logic gate comprising a nano-electro-mechanical switch
KR20140089650A (ko) 2013-01-03 2014-07-16 삼성디스플레이 주식회사 액정 표시 장치 및 그 제조 방법
US11149921B2 (en) * 2020-03-23 2021-10-19 AeroLEDS, LLC Aircraft light collimation and redirection apparatus and method

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62241363A (ja) * 1986-04-11 1987-10-22 Mitsubishi Electric Corp 半導体装置
US5059556A (en) * 1988-09-28 1991-10-22 Siemens-Bendix Automotive Electronics, L.P. Low stress polysilicon microstructures
US5164339A (en) * 1988-09-30 1992-11-17 Siemens-Bendix Automotive Electronics L.P. Fabrication of oxynitride frontside microstructures
US5914507A (en) * 1994-05-11 1999-06-22 Regents Of The University Of Minnesota PZT microdevice
JP3182301B2 (ja) * 1994-11-07 2001-07-03 キヤノン株式会社 マイクロ構造体及びその形成法
KR0152558B1 (ko) * 1995-10-12 1998-10-01 김광호 부식 방지용 리드 프레임 및 그 제조방법
EP0836226A4 (en) * 1996-04-19 2001-09-05 Matsushita Electronics Corp SEMICONDUCTOR DEVICE
WO1997043656A2 (en) * 1996-05-17 1997-11-20 Formfactor, Inc. Wafer-level burn-in and test
US5903380A (en) * 1997-05-01 1999-05-11 Rockwell International Corp. Micro-electromechanical (MEM) optical resonator and method
US6647766B2 (en) * 1999-12-31 2003-11-18 International Business Machines Corporation Device for contacting and/or modifying a surface having a cantilever and a method for production of said cantilever
US6580138B1 (en) * 2000-08-01 2003-06-17 Hrl Laboratories, Llc Single crystal, dual wafer, tunneling sensor or switch with silicon on insulator substrate and a method of making same

Also Published As

Publication number Publication date
EP1383707B1 (en) 2011-04-13
US6949397B2 (en) 2005-09-27
EP1383707A2 (en) 2004-01-28
WO2002057179A2 (en) 2002-07-25
WO2002057179A3 (en) 2003-11-20
CN1215968C (zh) 2005-08-24
DE60239734D1 (de) 2011-05-26
JP3940362B2 (ja) 2007-07-04
KR100495603B1 (ko) 2005-06-16
US7566939B2 (en) 2009-07-28
US20040135219A1 (en) 2004-07-15
CN1496333A (zh) 2004-05-12
US20050230839A1 (en) 2005-10-20
JP2004521753A (ja) 2004-07-22
KR20030088424A (ko) 2003-11-19
AU2002225276A1 (en) 2002-07-30

Similar Documents

Publication Publication Date Title
US7566939B2 (en) Fabrication of silicon micro-mechanical structures
TW447030B (en) Process for production of semiconductor device
EP4269996A2 (en) Depositing a passivation layer on a graphene sheet
JP2011082537A5 (zh)
TW200918664A (en) Wafer reclamation compositions and methods
CN107533971B (zh) 湿式蚀刻方法和蚀刻液
TW201041152A (en) Silicon solar cell
TW200910438A (en) Thermal methods for cleaning post-CMP wafers
TW200303050A (en) Method for removing contamination and method for fabricating semiconductor device
TW200816378A (en) Metal line in semiconductor device and method for forming the same
JP2003086675A5 (zh)
TW508691B (en) Cleaning method after etching metal layer
US6387771B1 (en) Low temperature oxidation of conductive layers for semiconductor fabrication
Liu et al. An effective approach for restraining galvanic corrosion of polycrystalline silicon by hydrofluoric-acid-based solutions
Dequivre et al. Electrografted P4VP for high aspect ratio copper TSV insulation in via-last process flow
KR102179756B1 (ko) 질화 금속막 식각액 조성물
TW496099B (en) Removal of post-RIE polymer on Al/Cu metal line
TW201226533A (en) Etching solution composition for ohmic contact layer and plat panel display device
TW436990B (en) Process for forming a semiconductor device
TW200539286A (en) Method of etching and etchant
Mistkawi et al. Corrosion behavior of copper thin films in organic HF-containing cleaning solution for semiconductor applications
Sinha Nickel Contamination from Caustic Etching of Silicon Wafers
US20050181622A1 (en) Removing silicon nano-crystals
US7597819B1 (en) Redox buffered hydrofluoric acid etchant for the reduction of galvanic attack during release etching of MEMS devices having noble material films
JP2002033385A (ja) 半導体装置の製造方法及び半導体装置の評価方法

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees