TWI230413B - Treatment method for protecting metal surface of semiconductor structure - Google Patents

Treatment method for protecting metal surface of semiconductor structure Download PDF

Info

Publication number
TWI230413B
TWI230413B TW90112144A TW90112144A TWI230413B TW I230413 B TWI230413 B TW I230413B TW 90112144 A TW90112144 A TW 90112144A TW 90112144 A TW90112144 A TW 90112144A TW I230413 B TWI230413 B TW I230413B
Authority
TW
Taiwan
Prior art keywords
patent application
wafer
item
scope
inhibitor
Prior art date
Application number
TW90112144A
Other languages
Chinese (zh)
Inventor
Shiue-Jung Chen
Teng-Chiun Tsai
Yung-Tzung Wei
Original Assignee
United Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by United Microelectronics Corp filed Critical United Microelectronics Corp
Priority to TW90112144A priority Critical patent/TWI230413B/en
Application granted granted Critical
Publication of TWI230413B publication Critical patent/TWI230413B/en

Links

Abstract

This invention provides a treatment method for protecting metal surface of semiconductor structure, which comprises at least providing a semiconductor structure with a metal layer thereon, and forming a passivation layer on the metal layer of the semiconductor structure, in which the passivation layer at least comprises a metal oxide layer. The invented method is particularly applied on the semiconductor structure with electrochemical copper surface component.

Description

1230413_ 五、發明說明(1) 5 - 1發明領域: 本發明係有關於一般超大型積體電路的製造,特別疋 一種有關於在;f匕學機械研磨法過程前後保護半導體結構銅 表面之處理方法。 5 - 2發明背景 當積體電路的外觀尺寸縮小時,内部元件的效能傾向 混合形式’這是半導體物理的自然表徵;也就是説,元件 速度與功能能力會同步提升。無論如何,整個電路速度 更仰賴於訊唬在連接内部元件間的内連接線的延遲速度。 隨著極大與超大型積體電路的到來,形成元件間的内連接 導體及半導體中電路間的金屬導體具有高訊號傳遞的低電 阻值之特性愈來愈重要;鋼因其低電阻率及對電漂移( electromigration)與應力虛空(stress v〇iding^生質的 低電阻值使其大受歡迎。1230413_ V. Description of the invention (1) 5-1 Field of invention: The present invention relates to the manufacture of general ultra-large integrated circuits, in particular to a treatment that protects the copper surface of semiconductor structures before and after mechanical grinding. method. 5-2 BACKGROUND OF THE INVENTION When the appearance size of integrated circuits is reduced, the efficiency of internal components tends to be mixed. This is a natural representation of semiconductor physics; that is, the speed and functional capabilities of components will increase simultaneously. In any case, the overall circuit speed depends more on the delay speed of the interconnect lines connecting the internal components. With the advent of extremely large and very large integrated circuits, the characteristics of interconnecting conductors forming elements and metal conductors between circuits in semiconductors with high signal transmission and low resistance are becoming more and more important; steel due to its low resistivity and The low resistance values of electromigration and stress volatility make them popular.

據觀察’微影及金屬爲 半導體制、生和广山、屬層的蝕刻去形成所需的内連名 TH裂造程序中报番 過程;再者 ?要的一 σ卩伤,且兩者都是很複弃 麼現朽+ 要刻銅是很困難的事。上述障礙也是^ ^現極大型積體電路 1 I早礙也疋^ 接不同層的屙缺用鋁及鎢刀別作為連線及插塞I; J尽的原因。然而,由銅 j 、姑具有較佳的電公It has been observed that 'lithography and metal are semiconductors, semiconductors, and semiconductors, and are etched to form the interconnected layer required for the formation process of the TH cracking process; furthermore, a sigma wound and both Is it very abandoned? Decay + It is difficult to carve copper. The above obstacle is also the reason why the current large-scale integrated circuit 1 I is too early to connect to different layers. Use aluminum and tungsten blades as the connection and plug I; However, copper j

1230413 五、發明說明(2) 性質及低電阻值,因此銅比鋁更適合作為連線及插塞。此 外,銅比起鎢有更好的電氣性質,使得銅也是理想的插塞 物質。如此,在沈積鋁或鎢去形成連線及插塞這樣容易蝕 刻的方法之下,蝕刻銅是必須花費更多的時間及費用。根 據上述,化學機搞研磬法便成為移除不需的銅的不二選擇 一般而言,銅表面是在含有硫酸銅的溶液中以化學電 解沈積法所形成。在化學電解沈積法後,以去離子水清洗 晶圓。然而,晶圓的銅表面是很容易受到殘留化物的污染 。另一方面,在化學機械研磨法步驟中,以機械手臂拿取 晶圓的動作很可能加速銅晶粒間介面的腐餘現象。再者, 在化學機喆研磨法與後浪j先步驟間的間隔時間中,銅表面 被暴露在外,很容易再次氧化。 根據上述,因為銅表面的高反應性,使得在銅製程中 避免氧化及腐蝕是非常重要的課題。 -3發明目的及概述: 鑒於上述之發明背景中,本發明提供一保護半導體結 構金屬表面處理的方法;半導體結構金屬的表面可受到保 護以避免氧化及避免因殘留化物而導致的延晶腐蝕的影響1230413 V. Description of the invention (2) Properties and low resistance value. Therefore, copper is more suitable for connection and plug than aluminum. In addition, copper has better electrical properties than tungsten, making copper an ideal plug substance. In this way, under the easy etching method such as depositing aluminum or tungsten to form a connection and a plug, etching copper must take more time and cost. Based on the above, chemical machine research has become the best choice for removing unwanted copper. Generally speaking, the copper surface is formed by chemical electrolytic deposition in a solution containing copper sulfate. After the chemical electrolytic deposition method, the wafer is washed with deionized water. However, the copper surface of the wafer is very susceptible to contamination by residues. On the other hand, in the CMP process, the action of picking up the wafer with a robotic arm is likely to accelerate the corrosion of the copper grain-to-grain interface. In addition, during the interval between the chemical mechanical polishing method and the previous step, the copper surface was exposed to the outside and easily oxidized again. According to the above, the high reactivity of the copper surface makes it very important to avoid oxidation and corrosion in the copper process. -3 Purpose and Summary of the Invention: In view of the above background of the invention, the present invention provides a method for protecting the surface of a semiconductor structure metal; the surface of the semiconductor structure metal can be protected from oxidation and from epitaxial corrosion caused by residues. influences

1230413 五、發明說明(3) 理產 處應 面反 表的 的面 面表 表銅 銅與 之劑 圓制 晶抑 護蝕 保腐。 供由上 提經面 的,表 目中銅 一明於 另發物 的此化 明在氧 發·,屬 本法金 方一 的生 的導而 面半, 表於上 屬層層 金屬屬 體金金 導一的 半有構 護具結 保構體 一 結導 露體半 揭導於 ,半層 的一護 目供保 之提一 述括成 所包形 上少及 以至·, 據法上 根方構 理結 處體 半 在 用 應 翁 法 方。 明上 發件 本元 。的 層面 化表 氧|銅 金一化' 一 電 括有 包具 少上 至構 層結 護體 保導 5 - 4發明詳細說明: 本發明的半導體設計可被廣泛地應用到許多半導體設 計中,並且可利用許多不同的半導體材料製作,當本發明 以一較佳實施例來說明本發明方法時,習知此領域的人士 應有的認知是許多的步驟可以改變,材料及雜質也可替換 ,這些一般的替換無疑地亦不脫離本發明的精神及範疇。 其次,本發明用示意圖詳細描述如下,在詳述本發明 實施例時,表示半導體結構的剖面圖在半導體製程中會不 依一般比例作局部放大以利說明,然不應以此作為有限定1230413 V. Description of the invention (3) The properties of the product should be reversed, the surface should be copper, the copper should be round, the crystals should be protected, and the corrosion should be protected. For the warp surface raised from above, the copper in the table is revealed in the hair, which is shown in the oxygen, which is a half of the life of this method, and it is shown in the upper layer of the metal body Jin Jindaoyi ’s semi-structured protective structure, structure-protected structure, and structured exposed body are semi-exposed. The half-layered one-piece eye protection for the protection is included in the package, which is less and even more, according to the law. The structure of the square structure is half used by the Ying Weng method. Send the element on the Ming. Layered Surface Oxygen | Copper-Gold One Chemical'-Electricity Includes Packages Up to Structured Junction Guards 5-4 Detailed Description of the Invention: The semiconductor design of the present invention can be widely applied to many semiconductor designs, And it can be made with many different semiconductor materials. When the present invention is described with a preferred embodiment of the present invention, those skilled in the art should recognize that many steps can be changed, and materials and impurities can be replaced. These general substitutions also undoubtedly do not depart from the spirit and scope of the present invention. Secondly, the present invention is described in detail with a schematic diagram as follows. In the detailed description of the embodiments of the present invention, the cross-sectional view showing the semiconductor structure will not be partially enlarged according to the general scale in the semiconductor manufacturing process to facilitate the description, but it should not be limited to

第6頁 1230413 五、發明說明(4) 應包含長度、寬度及深 的認知。此外,在實際的製作中 度的三維空間尺寸。 在此實施例中,揭露一保護晶圓金屬表面 至少包括提供一晶圓具有一金屬層於晶圓上;首二各钔 到晶圓的存在時,以含一抑制劑的一 i容液處理e曰$二,2 面^,即以抑制劑與金屬|反應形成一保護層。二二爲二二 以形成一緻密金屬氧化層保護晶圓避免其氧化及腐二j 第一圖所示為配合了化學機械研磨法設備佟正以完成 在晶圓之銅表面上形成一保護層的一示意圖。首先,$化 學機械研磨法設備中用來握持晶圓的機械手臂丨2的丄電子 訊號響應11用來控制一馬達1 3。馬達1 3用來控制從一儲存 槽1 4至一末端1 5的溶液入口。當電子訊號響應丨丨感測到一 曰曰圓1 6為機械手臂1 2所握持並且電子訊號響應11被送至馬 達1 3時’馬達1 3開始運轉以輸送一含BTA( Benzotriazole )的溶液。在儲存槽1 4中的含BTA溶液適用來在晶圓1 6的以 電解化學沉積法形成之銅表面上形成一層保護層。經由管 線1 7及馬達1 3,含B T A滚液從儲存槽1 4流向末端1 5,例如 噴嘴;然後含BTA溶液被喷灑在晶圓1 6的銅表面,並且加 以潤濕使一層如氧化層的保護層形成。 在本實施例中,含BTA溶液中,考量到BTA的相溶性, BTA的濃度約為〇·丨克/升至1〇. 0克/升之間,而含BTA溶液Page 6 1230413 V. Description of the invention (4) It should include the cognition of length, width and depth. In addition, the actual three-dimensional space size is moderate. In this embodiment, exposing a protective wafer metal surface includes at least providing a wafer with a metal layer on the wafer; the first two are treated with an i-containing liquid containing an inhibitor when the first two are present in the wafer. e is $ 2, 2 faces ^, that is, a protective layer is formed by the reaction between the inhibitor and the metal | 22 is 22 to form a consistent dense metal oxide layer to protect the wafer from oxidation and corrosion. The first picture shows the use of chemical mechanical polishing equipment to complete the formation of a protective layer on the copper surface of the wafer. A schematic. First of all, the electronic signal response 11 of the mechanical arm 丨 2 used to hold the wafer in the chemical mechanical polishing method equipment is used to control a motor 13. The motor 13 is used to control the solution inlet from a storage tank 14 to an end 15. When the electronic signal response is detected, it is sensed that the circle 16 is held by the robot arm 12 and the electronic signal response 11 is sent to the motor 13 'The motor 1 3 starts to run to deliver a BTA (Benzotriazole) containing Solution. The BTA-containing solution in the storage tank 14 is suitable for forming a protective layer on the copper surface of the wafer 16 formed by the electrolytic chemical deposition method. Through the pipeline 17 and the motor 13, the BTA-containing liquid flows from the storage tank 14 to the end 15 such as a nozzle; then the BTA-containing solution is sprayed on the copper surface of the wafer 16 and wetted to make a layer such as oxidation A protective layer is formed. In this embodiment, considering the compatibility of BTA in the BTA-containing solution, the concentration of BTA is between about 0.1 g / L and 1.0 g / L, and the BTA-containing solution

第7頁 1230413 五、發明說明(5) 的溶劑是水。藉由BTA與銅表面反應形成的氧化層具有緻 密的結構可以阻止銅表面遭到進一步的氧化及徵蝕。另一 方面,在晶圓銅表面的保護層可保護其不受到化物的攻擊 。再者,喷灑在銅面的含BTA溶液的晉是可以調整的,只 要可以潤濕晶圓的整個鈒表面即可。 二圖為依本 末端1 5為另 臂1 2的操作 施例中以含 的是,任何 ,只需調整 保護層可以 磨法製程的 機械研磨法 問題。 第 方法。 機械手 在本實 以了解 中使用 形成的 機械研 在化學 洗上的 發明以含BTA溶液潤濕銅表面的另一種 一個裝有含BTA溶液的儲存槽,可藉由 使整個晶圓1 6浸入其中。無論如何,當 BTA溶液來形成銅表面的保護層時,可 如BTA的銅腐蝕抑制劑都可以在本發明 水溶液濃度即可。另一方面,本發明所 應用在銅製程中的許多步驟·例如化學 前後步驟。特別一提的是,保護層可以 後清洗中很容易被移除,而不會造成清 以上所述僅為本發明之較佳實施例而已,並非用以限 定本發明之申請專利範圍;凡其它未脫離本發明所揭示之 精神下所完成之等效改變或修飾,均應包含在下述之申請 專利範圍内。Page 7 1230413 V. Description of the invention (5) The solvent is water. The oxide layer formed by the reaction between BTA and the copper surface has a dense structure that can prevent further oxidation and erosion of the copper surface. On the other hand, a protective layer on the copper surface of the wafer protects it from chemical attack. In addition, the BTA-containing solution sprayed on the copper surface can be adjusted as long as it can wet the entire surface of the wafer. The second picture shows the operation of the end 15 and the other arm 12 according to the example. What is included in the embodiment is that any mechanical grinding method that can be used for the grinding process can be performed by adjusting the protective layer. Article method. The manipulator used in this study to understand the invention of mechanical research on chemical cleaning. The BTA solution was used to wet the copper surface. Another storage tank containing the BTA solution was used to immerse the entire wafer 16 among them. In any case, when the BTA solution is used to form a protective layer on the copper surface, copper corrosion inhibitors such as BTA can be used in the aqueous solution of the present invention. On the other hand, the present invention is applied to many steps in the copper process, such as pre- and post-chemical steps. It is particularly mentioned that the protective layer can be easily removed during cleaning, without causing the above to describe the preferred embodiments of the present invention, and is not intended to limit the scope of patent application for the present invention; any other Equivalent changes or modifications made without departing from the spirit disclosed by the present invention shall all be included in the scope of patent application described below.

第8頁 1230413 圖式簡單說明 本發明配合以下的圖可以有更深入的了解: 第一圖為本發明化學機械研磨法設備修正的一示意 圖;及 第二圖為本發明化學機械研磨法設備修正的另一示意 圖 主要部分之代表符號: π 電子訊號響應 1 2 機械手臂 13 馬達 14 儲存槽 15 末端 16 晶圓 17 管線Page 1230413 Brief description of the drawing The invention can be understood more deeply with the following drawings: The first drawing is a schematic diagram of the chemical mechanical polishing method of the present invention; and the second drawing is the chemical mechanical polishing method of the present invention. Another schematic diagram of the main part of the symbol: π electronic signal response 1 2 robot arm 13 motor 14 storage tank 15 end 16 wafer 17 pipeline

Claims (1)

1230413 六、申請專利範圍 1. 一保護半導體金屬表面的處理方法,該方法至少包括: 提供一半導體結構具有一金屬層於該半導體結構上; 及 形成一保護層於該半導體結構的該金屬層上,該保護 層至少包括一金屬氧化層。 2. 如申請專利範圍第1項之方法,其中上述之金屬層至少 包含一銅層。 3 ·如申請專利範圍第2項之方法,其中上述之銅層以電解 化學沉積法形成。 4. 如申請專利範圍第1項之方法,其中上述之形成步驟至 少包含: 感測到包含該半導體結構之一晶圓的存在; 以含一抑制劑的一溶液處理該晶圓的一表面;及 以該抑制劑與該金屬層反應形成一保護層。 5. 如申請專利範圍第4項之方法,其中上述之含該抑制劑 的該溶液至少包含含BTA(benzotriazole)之溶液。 6. 如申請專利範圍第5項之方法,其中上述之BTA ( benzot r i azo 1 e)溶液之一濃度約為0 . 1克/升至1 0 · 0克/升 之間。1230413 VI. Scope of patent application 1. A method for protecting a semiconductor metal surface, the method at least comprises: providing a semiconductor structure having a metal layer on the semiconductor structure; and forming a protective layer on the metal layer of the semiconductor structure The protective layer includes at least a metal oxide layer. 2. The method according to item 1 of the patent application range, wherein the above-mentioned metal layer includes at least a copper layer. 3. The method according to item 2 of the scope of patent application, wherein the above-mentioned copper layer is formed by an electrolytic chemical deposition method. 4. The method of claim 1, wherein the forming step includes at least: sensing the presence of a wafer containing the semiconductor structure; treating a surface of the wafer with a solution containing an inhibitor; And forming a protective layer by reacting the inhibitor with the metal layer. 5. The method according to item 4 of the scope of patent application, wherein the solution containing the inhibitor described above comprises at least a solution containing BTA (benzotriazole). 6. The method according to item 5 of the patent application, wherein the concentration of one of the above BTA (benzot r azo 1 e) solutions is about 0.1 g / L to 10 · 0 g / L. 第10頁 1230413 六、申請專利範圍 7 ·如申請專利範圍第4項之方法,其中上述之感測步驟係 以讀取握持該晶圓之一電子訊號響應。 8.如申請專利範圍第4項之方法,其中上述之處理步驟係 從一喷嘴喷灑該含抑制劑溶液完成。 9 ·如申請專利範圍第4項之方法,其中上述之處理步驟係 將該晶圓浸泡在一裝有該含抑制劑澪液的一儲存槽中完成 1 0. —保護晶圓金屬表面的處理方法,該方法至少包括: 提供一晶圓具有一金屬層於該晶圓上; 感測到該晶圓的存在, 以含一抑制劑的一溶液處理該晶圓的一表面;及 以該抑制劑與該金屬層反應形成一保護層。 1 1.如申請專利範圍第1 0項之方法,其中上述之銅層以電 解化學沉積法形成。 1 2 .如申請專利範圍第1 0項之方法,其中上述之含該抑制 劑的該溶液至少包含含B T A ( b e η ζ 〇 t r i a ζ ο 1 e )之溶液。 1 3 ·如申請專利範圍第1 2項之方法,其中上述之BT A ( 1230413 六、申請專利範圍 benzot r i azo 1 e)溶液之一濃度約為0 . 1克/升至1 0 · 0克/升 之間。 1 4.如申請專利範圍第1 0項之方法,其中上述之感測步驟 係以讀取握持該晶圓之一電子訊號響應。 1 5 ·如申請專利範圍第1 0項之方法,其中上述之處理步驟 係從一喷嘴噴灑該含抑制劑溶液完成。 1 6.如申請專利範圍第1 0項之方法,其中上述之處理步驟 係將該晶圓浸泡在一裝有該含抑制劑溶液的一儲存槽中完 成。 1 7.如申請專利範圍第1 0項之方法,其中上述之保護層係 用以形成一緻密金屬氧化層保護該晶圓避免氧化及腐蝕。Page 10 1230413 VI. Scope of Patent Application 7 • The method of the fourth scope of patent application, wherein the above-mentioned sensing step is to respond by reading an electronic signal holding a wafer. 8. The method according to item 4 of the patent application, wherein the above-mentioned processing step is completed by spraying the inhibitor-containing solution from a nozzle. 9 · The method according to item 4 of the scope of patent application, wherein the above-mentioned processing steps are performed by immersing the wafer in a storage tank containing the inhibitor-containing mash. A method comprising at least: providing a wafer with a metal layer on the wafer; sensing the presence of the wafer, treating a surface of the wafer with a solution containing an inhibitor; and suppressing The agent reacts with the metal layer to form a protective layer. 1 1. The method according to item 10 of the scope of patent application, wherein the above-mentioned copper layer is formed by an electrolytic chemical deposition method. 12. The method according to item 10 of the scope of patent application, wherein the solution containing the inhibitor described above comprises at least a solution containing B T A (b e η ζ τ r i a ζ ο 1 e). 1 3 · The method according to item 12 of the scope of patent application, wherein the concentration of one of the above BT A (1230413 VI, patent scope of benzot ri azo 1 e) solution is about 0.1 g / l to 10 · 0 g / Liter. 14. The method according to item 10 of the scope of patent application, wherein the above sensing step is responded by reading an electronic signal holding the wafer. 15 · The method according to item 10 of the patent application range, wherein the above-mentioned processing step is completed by spraying the inhibitor-containing solution from a nozzle. 16. The method according to item 10 of the scope of patent application, wherein the above-mentioned processing step is completed by immersing the wafer in a storage tank containing the inhibitor-containing solution. 17. The method according to item 10 of the scope of patent application, wherein the protective layer is used to form a uniform dense metal oxide layer to protect the wafer from oxidation and corrosion. 第12頁Page 12
TW90112144A 2001-05-21 2001-05-21 Treatment method for protecting metal surface of semiconductor structure TWI230413B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW90112144A TWI230413B (en) 2001-05-21 2001-05-21 Treatment method for protecting metal surface of semiconductor structure

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW90112144A TWI230413B (en) 2001-05-21 2001-05-21 Treatment method for protecting metal surface of semiconductor structure

Publications (1)

Publication Number Publication Date
TWI230413B true TWI230413B (en) 2005-04-01

Family

ID=36083976

Family Applications (1)

Application Number Title Priority Date Filing Date
TW90112144A TWI230413B (en) 2001-05-21 2001-05-21 Treatment method for protecting metal surface of semiconductor structure

Country Status (1)

Country Link
TW (1) TWI230413B (en)

Similar Documents

Publication Publication Date Title
TWI237659B (en) Compositions for cleaning organic and plasma etched residues for semiconductor devices
TW490756B (en) Method for mass production of semiconductor integrated circuit device and manufacturing method of electronic components
US4264374A (en) Cleaning process for p-type silicon surface
KR100731850B1 (en) Method and apparatus for enabling conventional wire bonding to copper-based bond pad features
JP6411279B2 (en) Plating process and storage medium
JPH07271056A (en) Removing solution for photoresist and circuit pattern forming method
TW447030B (en) Process for production of semiconductor device
TW200918663A (en) Improved alkaline chemistry for post-CMP cleaning
JP2002050595A (en) Polishing method, wiring forming method and method for manufacturing semiconductor device
EP0812011A2 (en) Cleaning agent
JP2000040679A (en) Manufacture of semiconductor integrated circuit device
TW200300975A (en) Cleaning method, method for fabricating semiconductor device and cleaning solution
TW200300876A (en) Photoresist residue removing liquid composition
TW200400257A (en) Post-CMP washing liquid composition
JP2001044155A (en) Brushless multiple path cleaning method for silicon wafer after chemical-mechanical polishing using immersion
WO2004061027A1 (en) Methods for polishing and/or cleaning copper interconnects and/or film and compositions therefor
KR20050085661A (en) Methods for polishing and/or cleaning copper interconnects and/or film and compositions therefor
TWI224578B (en) Fabrication of silicon micro mechanical structures
JPH1140526A (en) Wiring formation method and manufacture of semiconductor device
KR101572639B1 (en) Post-cmp washiing liquid composition
TWI230413B (en) Treatment method for protecting metal surface of semiconductor structure
TW202235683A (en) Wet etching solution and wet etching method
JPH0831781A (en) Washing chemicals
TW520535B (en) Chemical cleaning method for semiconductor wafer
JP2002359248A (en) Method for manufacturing mesa-type semiconductor device

Legal Events

Date Code Title Description
MK4A Expiration of patent term of an invention patent