TW516196B - Semiconductor chip with a protection cover and the manufacture method of the same - Google Patents

Semiconductor chip with a protection cover and the manufacture method of the same Download PDF

Info

Publication number
TW516196B
TW516196B TW090121963A TW90121963A TW516196B TW 516196 B TW516196 B TW 516196B TW 090121963 A TW090121963 A TW 090121963A TW 90121963 A TW90121963 A TW 90121963A TW 516196 B TW516196 B TW 516196B
Authority
TW
Taiwan
Prior art keywords
wafer
semiconductor
resistant
protective layer
semiconductor wafer
Prior art date
Application number
TW090121963A
Other languages
English (en)
Chinese (zh)
Inventor
Ida Marbach
Frank Pueschner
Peter Stampka
Original Assignee
Infineon Technologies Ag
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies Ag filed Critical Infineon Technologies Ag
Application granted granted Critical
Publication of TW516196B publication Critical patent/TW516196B/zh

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3157—Partial encapsulation or coating
    • H01L23/3171—Partial encapsulation or coating the coating being directly applied to the semiconductor body, e.g. passivation layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/27—Manufacturing methods
    • H01L2224/274—Manufacturing methods by blanket deposition of the material of the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/85909—Post-treatment of the connector or wire bonding area
    • H01L2224/8592—Applying permanent coating, e.g. protective coating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)
TW090121963A 2000-09-06 2001-09-05 Semiconductor chip with a protection cover and the manufacture method of the same TW516196B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE10043955A DE10043955A1 (de) 2000-09-06 2000-09-06 Halbleiterchip mit einer Schutzabdeckung und zugehöriges Herstellungsverfahren

Publications (1)

Publication Number Publication Date
TW516196B true TW516196B (en) 2003-01-01

Family

ID=7655207

Family Applications (1)

Application Number Title Priority Date Filing Date
TW090121963A TW516196B (en) 2000-09-06 2001-09-05 Semiconductor chip with a protection cover and the manufacture method of the same

Country Status (3)

Country Link
DE (1) DE10043955A1 (de)
TW (1) TW516196B (de)
WO (1) WO2002021596A2 (de)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10337256A1 (de) * 2002-11-21 2004-06-09 Giesecke & Devrient Gmbh Integrierte Schaltkreisanordnung und Verfahren zur Herstellung derselben
DE10324751B4 (de) * 2003-05-30 2009-01-22 Infineon Technologies Ag Verfahren zur Herstellung einer Halbleiter-Struktur mit einem Halbleitersubstrat und mit diesem Verfahren hergestellte Halbleiter-Struktur
DE102004007690B3 (de) 2004-02-16 2005-10-13 Infineon Technologies Ag Integrierte Schaltungsanordnung

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4247031A (en) * 1979-04-10 1981-01-27 Rca Corporation Method for cracking and separating pellets formed on a wafer
US5258334A (en) * 1993-01-15 1993-11-02 The U.S. Government As Represented By The Director, National Security Agency Process of preventing visual access to a semiconductor device by applying an opaque ceramic coating to integrated circuit devices
US5387480A (en) * 1993-03-08 1995-02-07 Dow Corning Corporation High dielectric constant coatings
US5807611A (en) * 1996-10-04 1998-09-15 Dow Corning Corporation Electronic coatings
ATE254803T1 (de) * 1997-09-19 2003-12-15 Fraunhofer Ges Forschung Verdrahtungsverfahren für halbleiter-bauelemente zur verhinderung von produktpiraterie und produktmanipulation, durch das verfahren hergestelltes halbleiter-bauelement und verwendung des halbleiter-bauelements in einer chipkarte
DE19853703A1 (de) * 1998-11-20 2000-05-25 Giesecke & Devrient Gmbh Verfahren zur Herstellung eines beidseitig prozessierten integrierten Schaltkreises

Also Published As

Publication number Publication date
DE10043955A1 (de) 2002-04-04
WO2002021596A2 (de) 2002-03-14
WO2002021596A3 (de) 2003-03-06

Similar Documents

Publication Publication Date Title
EP0710401B1 (de) Gegen äussere eingriffe gesicherte integrierte schaltungsanordnung
TW426980B (en) Wire bonding to copper
US7042100B2 (en) Damascene interconnection and semiconductor device
US6424036B1 (en) Semiconductor device and method for manufacturing the same
US20050156330A1 (en) Through-wafer contact to bonding pad
TW200306650A (en) Semiconductor device and its manufacture
US6358831B1 (en) Method for forming a top interconnection level and bonding pads on an integrated circuit chip
US6017803A (en) Method to prevent dishing in chemical mechanical polishing
TW200414382A (en) Wiring structure on semiconductor substrate and method of fabricating the same
JP2000068401A (ja) 半導体装置およびその製造方法
CN113410195B (zh) 半导体组装结构及其制备方法
JP2002289623A (ja) 半導体装置及びその製造方法
JP3459234B2 (ja) 半導体装置およびその製造方法
US6130149A (en) Approach for aluminum bump process
JP2004273591A (ja) 半導体装置及びその製造方法
KR19990029669A (ko) 집적 회로상에 전기적으로 끊어질 수 있는 퓨즈를 형성하기 위한 개선된 방법
JP3468188B2 (ja) 半導体装置とその製法
EP0926721A2 (de) Doppel-damaszene Struktur mit einer Bondfläche
TW516196B (en) Semiconductor chip with a protection cover and the manufacture method of the same
JP2004349610A (ja) 半導体装置およびその製造方法
US6972251B2 (en) Method for fabricating copper damascene structures in porous dielectric materials
CN107799520B (zh) 硅通孔上方的后零通孔层禁入区域减少beol泵效应
US20110227230A1 (en) Through-silicon via fabrication with etch stop film
US6649513B1 (en) Copper back-end-of-line by electropolish
US20020180052A1 (en) Polish or etch stop layer