TW425575B - Address space manager for assigning part of address space to data storage without non-addresable cell, semiconductor memory device with built-in address space manager and memory system - Google Patents

Address space manager for assigning part of address space to data storage without non-addresable cell, semiconductor memory device with built-in address space manager and memory system Download PDF

Info

Publication number
TW425575B
TW425575B TW088108696A TW88108696A TW425575B TW 425575 B TW425575 B TW 425575B TW 088108696 A TW088108696 A TW 088108696A TW 88108696 A TW88108696 A TW 88108696A TW 425575 B TW425575 B TW 425575B
Authority
TW
Taiwan
Prior art keywords
address
patent application
address space
memory device
semiconductor memory
Prior art date
Application number
TW088108696A
Other languages
English (en)
Chinese (zh)
Inventor
Takemi Kimura
Original Assignee
Nippon Electric Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co filed Critical Nippon Electric Co
Application granted granted Critical
Publication of TW425575B publication Critical patent/TW425575B/zh

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0646—Configuration or reconfiguration
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
    • G06F3/0629—Configuration or reconfiguration of storage systems
    • G06F3/0631—Configuration or reconfiguration of storage systems by allocating resources to storage systems
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/10—Decoders

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Read Only Memory (AREA)
  • Dram (AREA)
  • Memory System (AREA)
TW088108696A 1998-05-28 1999-05-25 Address space manager for assigning part of address space to data storage without non-addresable cell, semiconductor memory device with built-in address space manager and memory system TW425575B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14715798A JPH11338765A (ja) 1998-05-28 1998-05-28 アドレス変換回路および半導体記憶装置

Publications (1)

Publication Number Publication Date
TW425575B true TW425575B (en) 2001-03-11

Family

ID=15423883

Family Applications (1)

Application Number Title Priority Date Filing Date
TW088108696A TW425575B (en) 1998-05-28 1999-05-25 Address space manager for assigning part of address space to data storage without non-addresable cell, semiconductor memory device with built-in address space manager and memory system

Country Status (3)

Country Link
JP (1) JPH11338765A (ko)
KR (1) KR19990088620A (ko)
TW (1) TW425575B (ko)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI450119B (zh) * 2010-01-13 2014-08-21 Htc Corp 管理樹中之管理物件的定址方法及相關之裝置管理系統

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100735024B1 (ko) * 2005-12-29 2007-07-03 삼성전자주식회사 반도체 장치의 어드레스 변환기 및 반도체 메모리 장치
US10579290B2 (en) * 2016-03-23 2020-03-03 Winbond Electronics Corp. Option code providing circuit and providing method thereof

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI450119B (zh) * 2010-01-13 2014-08-21 Htc Corp 管理樹中之管理物件的定址方法及相關之裝置管理系統

Also Published As

Publication number Publication date
JPH11338765A (ja) 1999-12-10
KR19990088620A (ko) 1999-12-27

Similar Documents

Publication Publication Date Title
TWI222073B (en) Multiple bank simultaneous operation for a flash memory
US6521994B1 (en) Multi-chip module having content addressable memory
US6324114B1 (en) Semiconductor memory device using a plurality of semiconductor memory chips mounted in one system and a semiconductor memory system using a plurality of semiconductor memory devices
KR19990088601A (ko) 반도체장치의프로그램가능한핀지정
US8797808B2 (en) Semiconductor device and semiconductor memory device
JPS5998262A (ja) メモリ・アクセス方法及び双方向デ−タ・バイト整列装置
US6718432B1 (en) Method and apparatus for transparent cascading of multiple content addressable memory devices
JPH01821A (ja) 優先型エンコ−ダ
JP2000353388A (ja) 内容参照可能メモリの改良
TWI509618B (zh) 封裝的串列週邊介面反及閘快閃記憶體裝置及快閃記憶體裝置與其配置方法
TW425575B (en) Address space manager for assigning part of address space to data storage without non-addresable cell, semiconductor memory device with built-in address space manager and memory system
EP0358773B1 (en) Microcomputer
JPS5843832B2 (ja) メモリ装置
US7102925B2 (en) Flash memory device
KR100391524B1 (ko) 치환 프로그램 회로를 구비한 반도체 기억 장치
JPH03254499A (ja) 半導体記憶装置
US4975882A (en) User programmable redundant memory
TW440830B (en) Redundant form address decoder for memory system
US11100267B1 (en) Multi dimensional memory compression using bytewide write enable
CN112037829B (zh) 使能信号生成电路及使用其的半导体装置
US7085181B2 (en) Semiconductor device having storage circuit which stores data in nonvolatile manner by using fuse element
KR100821583B1 (ko) 반도체 메모리 장치의 리던던시 제어 회로 및 방법
TWI235380B (en) Output multiplexing implementation for a simultaneous operation flash memory device
TW457424B (en) Method and apparatus for implementing a learn instruction in a content addressable memory device
CA1219372A (en) Flexible computer control unit

Legal Events

Date Code Title Description
GD4A Issue of patent certificate for granted invention patent
MM4A Annulment or lapse of patent due to non-payment of fees