TW364114B - Integrated semiconductor storage-device - Google Patents

Integrated semiconductor storage-device

Info

Publication number
TW364114B
TW364114B TW085107612A TW85107612A TW364114B TW 364114 B TW364114 B TW 364114B TW 085107612 A TW085107612 A TW 085107612A TW 85107612 A TW85107612 A TW 85107612A TW 364114 B TW364114 B TW 364114B
Authority
TW
Taiwan
Prior art keywords
storage
cell
redundant
circuit
integrated semiconductor
Prior art date
Application number
TW085107612A
Other languages
English (en)
Inventor
Johann Rieger
Original Assignee
Siemens Ag
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens Ag filed Critical Siemens Ag
Application granted granted Critical
Publication of TW364114B publication Critical patent/TW364114B/zh

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
    • G11C29/80—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved layout
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
    • G11C29/84—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved access time or stability
    • G11C29/846—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved access time or stability by choosing redundant lines at an output stage

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
  • Dram (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
TW085107612A 1995-08-09 1996-06-25 Integrated semiconductor storage-device TW364114B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP95112549A EP0758112B1 (de) 1995-08-09 1995-08-09 Integrierte Halbleiter-Speichervorrichtung mit Redundanzschaltungsanordnung

Publications (1)

Publication Number Publication Date
TW364114B true TW364114B (en) 1999-07-11

Family

ID=8219509

Family Applications (1)

Application Number Title Priority Date Filing Date
TW085107612A TW364114B (en) 1995-08-09 1996-06-25 Integrated semiconductor storage-device

Country Status (7)

Country Link
US (1) US5675543A (zh)
EP (1) EP0758112B1 (zh)
JP (1) JPH0955095A (zh)
KR (1) KR100409114B1 (zh)
AT (1) ATE220228T1 (zh)
DE (1) DE59510258D1 (zh)
TW (1) TW364114B (zh)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5996096A (en) * 1996-11-15 1999-11-30 International Business Machines Corporation Dynamic redundancy for random access memory assemblies
US6021512A (en) * 1996-11-27 2000-02-01 International Business Machines Corporation Data processing system having memory sub-array redundancy and method therefor
US5996106A (en) * 1997-02-04 1999-11-30 Micron Technology, Inc. Multi bank test mode for memory devices
CA2202692C (en) * 1997-04-14 2006-06-13 Mosaid Technologies Incorporated Column redundancy in semiconductor memories
US5913928A (en) * 1997-05-09 1999-06-22 Micron Technology, Inc. Data compression test mode independent of redundancy
US5835431A (en) * 1997-09-05 1998-11-10 Integrated Device Technology, Inc. Method and apparatus for wafer test of redundant circuitry
US6011733A (en) * 1998-02-26 2000-01-04 Lucent Technologies Inc. Adaptive addressable circuit redundancy method and apparatus
US5970013A (en) * 1998-02-26 1999-10-19 Lucent Technologies Inc. Adaptive addressable circuit redundancy method and apparatus with broadcast write
JPH11317091A (ja) * 1998-04-30 1999-11-16 Nec Corp 半導体記憶装置
US6137735A (en) * 1998-10-30 2000-10-24 Mosaid Technologies Incorporated Column redundancy circuit with reduced signal path delay
US6438672B1 (en) 1999-06-03 2002-08-20 Agere Systems Guardian Corp. Memory aliasing method and apparatus
JP4439683B2 (ja) * 1999-06-03 2010-03-24 三星電子株式会社 リダンダンシ選択回路を備えたフラッシュメモリ装置及びテスト方法
US6385071B1 (en) 2001-05-21 2002-05-07 International Business Machines Corporation Redundant scheme for CAMRAM memory array
US6584023B1 (en) * 2002-01-09 2003-06-24 International Business Machines Corporation System for implementing a column redundancy scheme for arrays with controls that span multiple data bits
US20040061990A1 (en) * 2002-09-26 2004-04-01 Dougherty T. Kirk Temperature-compensated ferroelectric capacitor device, and its fabrication
US20050027932A1 (en) * 2003-07-31 2005-02-03 Thayer Larry J. Content addressable memory with redundant stored data

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02246087A (ja) * 1989-03-20 1990-10-01 Hitachi Ltd 半導体記憶装置ならびにその冗長方式及びレイアウト方式
KR910005601B1 (ko) * 1989-05-24 1991-07-31 삼성전자주식회사 리던던트 블럭을 가지는 반도체 메모리장치
JP3019869B2 (ja) * 1990-10-16 2000-03-13 富士通株式会社 半導体メモリ
JPH05166396A (ja) * 1991-12-12 1993-07-02 Mitsubishi Electric Corp 半導体メモリ装置
US5377146A (en) * 1993-07-23 1994-12-27 Alliance Semiconductor Corporation Hierarchical redundancy scheme for high density monolithic memories

Also Published As

Publication number Publication date
KR970012708A (ko) 1997-03-29
EP0758112B1 (de) 2002-07-03
DE59510258D1 (de) 2002-08-08
JPH0955095A (ja) 1997-02-25
ATE220228T1 (de) 2002-07-15
KR100409114B1 (ko) 2004-04-14
US5675543A (en) 1997-10-07
EP0758112A1 (de) 1997-02-12

Similar Documents

Publication Publication Date Title
TW364114B (en) Integrated semiconductor storage-device
EP0650111A3 (en) Bootstrap type offline starting circuit.
DE68924452T2 (de) Packungsstruktur für integrierte Schaltungen.
ZA973117B (en) Reduced oil snack chip process.
DE69401556D1 (de) Dynamische Redundanzschaltung für integrierten Speicher
EP0346035A3 (en) Terminal structure and process of fabricating the same
EP0896296A3 (de) Datenträger sowie Verwendung desselben und Verfahren zu dessen Herstellung
EP0625822A3 (en) Semiconductor integrated circuit.
TW347577B (en) Bottom electrode structure for integrated circuit capacitors and method of making the same
DE69019316D1 (de) Fassung für einen elektronischen Baustein.
ES2138298T3 (es) Procedimiento para la fabricacion de una lata metalica con forma.
CA2225748A1 (en) Start-up system for a computer system
WO2001050415A3 (fr) Element de carte a circuit integre monte en flip-chip
EP0293970A3 (en) Pad for supporting a chip of an integrated-circuit electronic component
USD398630S (en) Type font
USD371631S (en) Bobeche for a lighting fixture
Kvavilashvili Remembering of an intention as a specific form of memory
DE9319809U1 (de) Wandkalender, insbesondere Adventskalender, o.dgl. Aufnahmebehältnis für Süßwaren
AU6002298A (en) Bed insert equipped with air-mattress
TH24346S (th) ตัวเรือนนาฬิกาข้อมือ
IT1229875B (it) Processo per la creazione di strutture multistrato, e relative strutture a tettuccio per la definizione di geometrie su substrati semiconduttori.
ES1037890U (es) Estuche-expasitor para articulos de joyeria y otros.
EP0644550A3 (en) DRAM control circuit.
TH9302000039EX (th) สิทธิบัตรยังไม่ประกาศโฆษณา
TH9301001590EX (th) สิทธิบัตรยังไม่ประกาศโฆษณา

Legal Events

Date Code Title Description
MK4A Expiration of patent term of an invention patent