TW359053B - Adaptive equalizer employing filter input circuit in circular structure - Google Patents
Adaptive equalizer employing filter input circuit in circular structureInfo
- Publication number
- TW359053B TW359053B TW086116643A TW86116643A TW359053B TW 359053 B TW359053 B TW 359053B TW 086116643 A TW086116643 A TW 086116643A TW 86116643 A TW86116643 A TW 86116643A TW 359053 B TW359053 B TW 359053B
- Authority
- TW
- Taiwan
- Prior art keywords
- coefficient
- digit
- input
- output
- multiplication
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B3/00—Line transmission systems
- H04B3/02—Details
- H04B3/04—Control of transmission; Equalising
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H21/00—Adaptive networks
- H03H21/0012—Digital adaptive filters
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
- H04L25/03006—Arrangements for removing intersymbol interference
- H04L25/03012—Arrangements for removing intersymbol interference operating in the time domain
- H04L25/03019—Arrangements for removing intersymbol interference operating in the time domain adaptive, i.e. capable of adjustment during data reception
- H04L25/03038—Arrangements for removing intersymbol interference operating in the time domain adaptive, i.e. capable of adjustment during data reception with a non-recursive structure
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Power Engineering (AREA)
- Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
- Filters That Use Time-Delay Elements (AREA)
- Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019960052480A KR100201776B1 (ko) | 1996-11-06 | 1996-11-06 | 고리 구조를 갖는 적응 등화기 |
Publications (1)
Publication Number | Publication Date |
---|---|
TW359053B true TW359053B (en) | 1999-05-21 |
Family
ID=19481009
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW086116643A TW359053B (en) | 1996-11-06 | 1997-11-07 | Adaptive equalizer employing filter input circuit in circular structure |
Country Status (6)
Country | Link |
---|---|
US (1) | US5970094A (zh) |
JP (1) | JP3267911B2 (zh) |
KR (1) | KR100201776B1 (zh) |
DE (1) | DE19749151A1 (zh) |
GB (1) | GB2319152B (zh) |
TW (1) | TW359053B (zh) |
Families Citing this family (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6298362B1 (en) * | 1997-10-22 | 2001-10-02 | Texas Instruments Incorporated | Apparatus and method for equalizer filter units responsive to 5-level inputs signals |
EP0919910A1 (en) * | 1997-11-25 | 1999-06-02 | Lucent Technologies Inc. | Multiple data path processor with a three-input adder |
US6330660B1 (en) | 1999-10-25 | 2001-12-11 | Vxtel, Inc. | Method and apparatus for saturated multiplication and accumulation in an application specific signal processor |
US6832306B1 (en) | 1999-10-25 | 2004-12-14 | Intel Corporation | Method and apparatus for a unified RISC/DSP pipeline controller for both reduced instruction set computer (RISC) control instructions and digital signal processing (DSP) instructions |
US6557096B1 (en) | 1999-10-25 | 2003-04-29 | Intel Corporation | Processors with data typer and aligner selectively coupling data bits of data buses to adder and multiplier functional blocks to execute instructions with flexible data types |
US6732203B2 (en) | 2000-01-31 | 2004-05-04 | Intel Corporation | Selectively multiplexing memory coupling global bus data bits to narrower functional unit coupling local bus |
JP3845814B2 (ja) * | 2000-08-10 | 2006-11-15 | 株式会社テルミナス・テクノロジー | 連想メモリとその検索方法及びルータとネットワークシステム |
US7003093B2 (en) * | 2000-09-08 | 2006-02-21 | Intel Corporation | Tone detection for integrated telecommunications processing |
US6738358B2 (en) | 2000-09-09 | 2004-05-18 | Intel Corporation | Network echo canceller for integrated telecommunications processing |
US20020116186A1 (en) * | 2000-09-09 | 2002-08-22 | Adam Strauss | Voice activity detector for integrated telecommunications processing |
US6748411B1 (en) | 2000-11-20 | 2004-06-08 | Agere Systems Inc. | Hierarchical carry-select multiple-input split adder |
KR100386515B1 (ko) * | 2001-02-07 | 2003-06-02 | 주식회사 미루정보통신 | 혼성 신호 엘엠에스 회로 |
GB2377349B (en) * | 2001-07-07 | 2004-10-13 | Hewlett Packard Co | Adaptive filter control |
US7113559B2 (en) * | 2001-09-24 | 2006-09-26 | Atheros Communications, Inc. | Efficient methods for filtering to avoid inter-symbol interference and processing digital signals having large frequency guard bands |
US20030219113A1 (en) * | 2002-05-21 | 2003-11-27 | Bershad Neil J. | Echo canceller with double-talk and channel impulse response adaptation |
US20070168408A1 (en) * | 2006-01-13 | 2007-07-19 | Via Technologies, Inc. | Parallel system and method for acceleration of multiple channel LMS based algorithms |
US7580453B2 (en) * | 2006-01-25 | 2009-08-25 | Mediatek Inc. | Method and apparatus for equalization |
KR100748642B1 (ko) * | 2006-05-30 | 2007-08-10 | 주식회사 휴텍이일 | 이동 통신 중계기의 간섭 신호 제거 방법 |
KR101110817B1 (ko) * | 2010-11-04 | 2012-02-24 | 주식회사 하이닉스반도체 | 필터회로 및 이를 포함하는 집적회로 |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3173567D1 (de) * | 1980-09-24 | 1986-03-06 | Toshiba Kk | Transversal equalizer |
US4811360A (en) * | 1988-01-14 | 1989-03-07 | General Datacomm, Inc. | Apparatus and method for adaptively optimizing equalization delay of data communication equipment |
DE68915762T2 (de) * | 1989-08-21 | 1994-12-08 | Ibm | Taktsteuerung für Modemempfänger. |
JPH07240707A (ja) * | 1994-02-25 | 1995-09-12 | Sony Corp | 等化器 |
-
1996
- 1996-11-06 KR KR1019960052480A patent/KR100201776B1/ko not_active IP Right Cessation
-
1997
- 1997-11-05 US US08/964,758 patent/US5970094A/en not_active Expired - Lifetime
- 1997-11-06 JP JP30476197A patent/JP3267911B2/ja not_active Expired - Fee Related
- 1997-11-06 GB GB9723519A patent/GB2319152B/en not_active Expired - Fee Related
- 1997-11-06 DE DE19749151A patent/DE19749151A1/de not_active Ceased
- 1997-11-07 TW TW086116643A patent/TW359053B/zh active
Also Published As
Publication number | Publication date |
---|---|
DE19749151A1 (de) | 1998-05-28 |
JPH10150388A (ja) | 1998-06-02 |
GB2319152A (en) | 1998-05-13 |
KR100201776B1 (ko) | 1999-06-15 |
KR19980034439A (ko) | 1998-08-05 |
GB9723519D0 (en) | 1998-01-07 |
JP3267911B2 (ja) | 2002-03-25 |
GB2319152B (en) | 2001-07-18 |
US5970094A (en) | 1999-10-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW359053B (en) | Adaptive equalizer employing filter input circuit in circular structure | |
ES451825A1 (es) | Perfeccionamientos en aparatos elabodadores de senales para modificar la frecuencia de muestreo digital. | |
GB1287390A (en) | Improvements in or relating to digital filters | |
GB1522698A (en) | Digital signal processing device | |
EP0158538B1 (en) | Method and circuit for generating a time varying signal | |
ES8501189A1 (es) | Una disposicion para visualizacion simultanea de datos durante un intervalo de tiempo | |
US5274579A (en) | Digital tone detector | |
JPS5942502B2 (ja) | デジタル式電話回線用の利得制御装置 | |
GB1277279A (en) | Electronic frequency converter | |
DK1238458T3 (da) | Kredsløbsindretning og fremgangsmåde til offsetkompensering af et signal | |
US3985966A (en) | Method and apparatus for generating digital dual frequency signals | |
Strandberg et al. | Efficient realizations of squaring circuit and reciprocal used in adaptive sample rate notch filters | |
JPS5763985A (en) | Processing circuit of chroma signal | |
US4052701A (en) | Low cost remote control receiver | |
US4454499A (en) | Digital Miller decoder | |
US7627624B2 (en) | Digital signal averaging using parallel computation structures | |
JPS57132268A (en) | Digital signal processing circuit | |
Kodek | An algorithm for the design of optimal finite word-length FIR digital filters | |
JPS5360539A (en) | Digital filter | |
KR890003141A (ko) | 디지탈 대 디지탈 코드 변환기 | |
JPS647809A (en) | Digital filter | |
SU907861A1 (ru) | Устройство дл приема информации в частотном коде | |
JPS6453637A (en) | Digital agc circuit | |
KR100287166B1 (ko) | 디지탈 감쇄기 | |
KR960030725A (ko) | 샘플링율 변환방법 및 그 장치 |