TW345637B - Data processor with branch target address cache and method of operation a data processor has a BTAC storing a number of recently encountered fetch address-target address pairs. - Google Patents

Data processor with branch target address cache and method of operation a data processor has a BTAC storing a number of recently encountered fetch address-target address pairs.

Info

Publication number
TW345637B
TW345637B TW083103377A TW83103377A TW345637B TW 345637 B TW345637 B TW 345637B TW 083103377 A TW083103377 A TW 083103377A TW 83103377 A TW83103377 A TW 83103377A TW 345637 B TW345637 B TW 345637B
Authority
TW
Taiwan
Prior art keywords
target address
data processor
address
cache
branch
Prior art date
Application number
TW083103377A
Other languages
English (en)
Inventor
P Black Bryan
A Denman Marvin
P Song Seungyoon
Original Assignee
Motorola Inc
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Motorola Inc, Ibm filed Critical Motorola Inc
Application granted granted Critical
Publication of TW345637B publication Critical patent/TW345637B/zh

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3802—Instruction prefetching
    • G06F9/3804—Instruction prefetching for branches, e.g. hedging, branch folding
    • G06F9/3806—Instruction prefetching for branches, e.g. hedging, branch folding using address prediction, e.g. return stack, branch history buffer
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3842—Speculative instruction execution
    • G06F9/3844—Speculative instruction execution using dynamic branch prediction, e.g. using branch history tables

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
TW083103377A 1994-02-04 1994-04-15 Data processor with branch target address cache and method of operation a data processor has a BTAC storing a number of recently encountered fetch address-target address pairs. TW345637B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US19188894A 1994-02-04 1994-02-04

Publications (1)

Publication Number Publication Date
TW345637B true TW345637B (en) 1998-11-21

Family

ID=22707313

Family Applications (1)

Application Number Title Priority Date Filing Date
TW083103377A TW345637B (en) 1994-02-04 1994-04-15 Data processor with branch target address cache and method of operation a data processor has a BTAC storing a number of recently encountered fetch address-target address pairs.

Country Status (4)

Country Link
EP (1) EP0666538A3 (zh)
JP (1) JPH07262006A (zh)
KR (1) KR950033818A (zh)
TW (1) TW345637B (zh)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100347865B1 (ko) * 1999-11-15 2002-08-09 삼성전자 주식회사 어드레스 트레이스를 이용한 분기 예측 방법
JP4009248B2 (ja) 2003-12-05 2007-11-14 富士通株式会社 分岐予測装置および分岐予測方法
US20060218385A1 (en) * 2005-03-23 2006-09-28 Smith Rodney W Branch target address cache storing two or more branch target addresses per index
US8935517B2 (en) * 2006-06-29 2015-01-13 Qualcomm Incorporated System and method for selectively managing a branch target address cache of a multiple-stage predictor
US20140019722A1 (en) * 2011-03-31 2014-01-16 Renesas Electronics Corporation Processor and instruction processing method of processor

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4763245A (en) * 1985-10-30 1988-08-09 International Business Machines Corporation Branch prediction mechanism in which a branch history table is updated using an operand sensitive branch table

Also Published As

Publication number Publication date
EP0666538A3 (en) 1995-11-22
KR950033818A (ko) 1995-12-26
EP0666538A2 (en) 1995-08-09
JPH07262006A (ja) 1995-10-13

Similar Documents

Publication Publication Date Title
KR920001319A (ko) 처리기 및 처리기의 처리방법
JPS6436336A (en) Calculator system
JPS56149646A (en) Operation controller
EP0375950A3 (en) Method and hardware implementation of complex data transfer instructions
HK1072989A1 (en) Method, processor and system for performing operation of data according to instruction
EP0267612A3 (en) Timer/counter using a register block
EP0378415A3 (en) Multiple instruction dispatch mechanism
TW345637B (en) Data processor with branch target address cache and method of operation a data processor has a BTAC storing a number of recently encountered fetch address-target address pairs.
JPS5779557A (en) Data processor
TW325552B (en) Data processing condition code flags
JPS56114047A (en) Execution system of electronic computer
JPS5487130A (en) Conventional register access system
US4853889A (en) Arrangement and method for speeding the operation of branch instructions
JPS57113144A (en) Stored program computer
JPS6075938A (ja) タイマ−割込み時のデイスパツチ方式
KR20050085358A (ko) 카테시안 제어기를 갖는 데이터 처리 시스템
JPS57164362A (en) Debugging device in multi-processor system
JPS5776604A (en) Numeric controller
JPS57199052A (en) Data processing device
JPS5447545A (en) Multiple processor system
JPS5663652A (en) Information processing unit
JPS56124954A (en) Advance control type information processing equipment
JPS51112245A (en) Monitor control system of electronic computer organization
JPS649561A (en) Computer
JPS647130A (en) Instruction prefetch method for memory system