TW309603B - - Google Patents

Download PDF

Info

Publication number
TW309603B
TW309603B TW085113083A TW85113083A TW309603B TW 309603 B TW309603 B TW 309603B TW 085113083 A TW085113083 A TW 085113083A TW 85113083 A TW85113083 A TW 85113083A TW 309603 B TW309603 B TW 309603B
Authority
TW
Taiwan
Prior art keywords
channel
pin
bus
bit
channels
Prior art date
Application number
TW085113083A
Other languages
English (en)
Chinese (zh)
Original Assignee
Motorola Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Motorola Inc filed Critical Motorola Inc
Application granted granted Critical
Publication of TW309603B publication Critical patent/TW309603B/zh

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Human Computer Interaction (AREA)
  • Bus Control (AREA)
  • Measurement Of Unknown Time Intervals (AREA)
  • Electronic Switches (AREA)
  • Information Transfer Systems (AREA)
TW085113083A 1995-11-13 1996-10-24 TW309603B (cg-RX-API-DMAC7.html)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/555,456 US5634045A (en) 1995-11-13 1995-11-13 Integrated circuit input/output processor having improved timer capability

Publications (1)

Publication Number Publication Date
TW309603B true TW309603B (cg-RX-API-DMAC7.html) 1997-07-01

Family

ID=24217325

Family Applications (1)

Application Number Title Priority Date Filing Date
TW085113083A TW309603B (cg-RX-API-DMAC7.html) 1995-11-13 1996-10-24

Country Status (6)

Country Link
US (1) US5634045A (cg-RX-API-DMAC7.html)
EP (1) EP0773491A3 (cg-RX-API-DMAC7.html)
JP (1) JPH09146779A (cg-RX-API-DMAC7.html)
KR (1) KR100459738B1 (cg-RX-API-DMAC7.html)
CN (1) CN1159619A (cg-RX-API-DMAC7.html)
TW (1) TW309603B (cg-RX-API-DMAC7.html)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5812833A (en) * 1995-11-13 1998-09-22 Motorola, Inc. Timer bus structure for an integrated circuit
US6233636B1 (en) 1998-12-03 2001-05-15 International Business Machines Corporation Method and system for allowing PCI bus transactions to be performed at higher operating frequencies
GB2369751A (en) * 2000-11-30 2002-06-05 Nokia Mobile Phones Ltd Communication of data
US7024579B2 (en) * 2002-08-27 2006-04-04 Stmicroelectronics S.R.L. Configurable timing system having a plurality of timing units interconnected via software programmable registers
JP4994254B2 (ja) * 2007-03-08 2012-08-08 ルネサスエレクトロニクス株式会社 データプロセッサ及び制御システム
KR102683747B1 (ko) * 2019-01-22 2024-07-11 에스케이하이닉스 주식회사 반도체 메모리 장치
US11366488B1 (en) 2021-05-20 2022-06-21 Nxp Usa, Inc. Timer for use in an asymmetric mutli-core system
CN115047852A (zh) * 2022-06-16 2022-09-13 神龙汽车有限公司 一种车辆软件刷写方法和系统

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06103507B2 (ja) * 1984-11-02 1994-12-14 株式会社日立製作所 パルス入出力プロセッサ及びそれを用いたマイクロコンピュータ
US4942522A (en) * 1988-08-19 1990-07-17 Motorola, Inc. Timer channel with multiple timer reference features
US4952367A (en) * 1988-08-19 1990-08-28 Motorola, Inc. Timer channel for use in a multiple channel timer system
US4926319A (en) * 1988-08-19 1990-05-15 Motorola Inc. Integrated circuit timer with multiple channels and dedicated service processor
US5129078A (en) * 1988-08-19 1992-07-07 Groves Stanley E Dedicated service processor with inter-channel communication features
US5117498A (en) * 1988-08-19 1992-05-26 Motorola, Inc. Processer with flexible return from subroutine
US5042005A (en) * 1988-08-19 1991-08-20 Motorola, Inc. Timer channel with match recognition features
US5535376A (en) * 1993-05-18 1996-07-09 Motorola, Inc. Data processor having a timer circuit for performing a buffered pulse width modulation function and method therefor

Also Published As

Publication number Publication date
KR970028966A (ko) 1997-06-26
JPH09146779A (ja) 1997-06-06
US5634045A (en) 1997-05-27
CN1159619A (zh) 1997-09-17
EP0773491A3 (en) 1998-11-04
EP0773491A2 (en) 1997-05-14
KR100459738B1 (ko) 2005-04-19

Similar Documents

Publication Publication Date Title
JP4359377B2 (ja) ハブおよびポートを持つ転送コントローラ・アーキテクチャ
CN101164264B (zh) 用于对两个总线系统进行同步的方法和设备以及由两个总线系统组成的装置
CA2170458C (en) Multi-cluster computer system
CN101689209B (zh) 通用串行总线数据采集中减少触发延迟的方法与系统
CN107959564A (zh) 控制装置以及通信装置
JP5793690B2 (ja) インタフェース装置、およびメモリバスシステム
TW309603B (cg-RX-API-DMAC7.html)
US7898987B2 (en) Method and device for the exchange of data between at least two users connected to a bus system
US20050066062A1 (en) Method and device for determining time in a bus system and corresponding bus system
JP2002135257A (ja) シリアル通信用データ処理装置
AU2002340733B2 (en) Method and device for producing program interruptions in subscribers to a bus system, and corresponding bus system
US5812833A (en) Timer bus structure for an integrated circuit
ES2265055T3 (es) Proceso para el funcionamiento de un usuario final de un sistema de comunicacion isocrono y ciclico.
TWI247996B (en) Apparatus and method for high speed data transfer
EP1179785A1 (en) Bus interconnect system
US5721888A (en) Performing flexible logical operations with timer channel outputs
TWI223962B (en) QOS aware expansion mechanism
JPS59176863A (ja) タイマ同期化方式
JPH11203250A (ja) 時計情報補正システム
JPH0671253B2 (ja) 同期式デ−タ転送方式
JPS6188355A (ja) デ−タ処理装置
JP4097377B2 (ja) マイクロコンピュータ
US20040088595A1 (en) Circuit arrangement and method for synchronised transmission of audio data streams in a bus system
JPH0567055A (ja) 外部バスを複数有するマルチプロセツサシステム
CN121704652A (zh) 支持时间同步的装置、方法、设备及存储介质

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees